

12

1992 Linear Databook Supplement



QUICK REFERENCE INDEX

LF155			LM385-1.2 '90DB	
LF156	'90DB	2-271	LM385-2.5 '90DB	3-109
LF198			LM385S8-1.2'90DB	
LF355	'90DB	2-271	LM385S8-2.5'90DB	3-113
LF356		2-271	LM399'90DB	
LF398	'90DB	9-97	LT111'90DB	6-85
LF398S8	'90DB	9-113	LT117'90DB	4-137
LF412	'90DB	2-275	LT118'90DB	2-311
LH0070	'90DB	3-65	LT119'90DB	
LH2108			LT123'90DB	
LM10	'90DB	2-281	LT137'90DB	
LM101	'90DB	2-297	LT138'90DB	
LM107			LT150	
LM108			LTC201'90DB	
LM111			LTC201A	
LM117			LTC202	
LM117HV			LTC203	
LM118			LTC221	
LM119			LTC222	
LM123			LT311'90DB	6-85
LM129			LT317'90DB	
LM134		3-87	LT318'90DB	
LM136			LT319'90DB	
LM136-2.5			LT323'90DB	
LM137			LT337'90DB	
LM137HV			LT338'90DB	
LM138			LT350	
LM150			LTC485	
LM185-1.2			LTC486	
LM185-2.5			LTC487	
LM199			LTC488	
LM301			LTC489	
LM307			LTC490	
LM308			LTC491	
LM311			LT580'90DB	
LM317			LT581'90DB	
LM317HV			LT685	
LM318			LTC690	
LM318S8			LTC691	
LM319		6-93	LTC694	
LM323			LTC695	
LM329		3-83	LTC699	
LM336			LT1001 '90DB	2-11
LM336-2.5			LT1001CS8 '90DB	2-23
LM337			LT1007030 30DB	2-25
LM337HV			LT1002	4-9
LM338			LT1003	3-17
LM350			LT1004 90DB	3-17
			pplement, others appear in LTC	
O '- D Culoto I		o iii aiio ou	percinonic, outrois appear in LIO	0 1000 Dd

LT1004CS8-2.5	'90DB	3-25
LT1005	'90DB	4-17
LT1006	'90DB	2-41
LT1006LT1006S8	'90DB	2-53
LT1007	'90DB	2-57
LT1007 LT1007CS	'90DB	2-69
LT100700	. 3000	2-16
LT1007CS8	'ONDR	2-72
LT1000	ממטט.	2 27
LT1009 LT1009S8	מסטטפי.	2 21
LT100930	מעטפי.	3-31
LT1010LT1011	2000	2-85
LT1011	9000	0-9
LT1012 LT1012S8	9008	2-105
LT101258	. 90DR	2-117
LT1013		2-19
LT1014		
LT1015LT1016		10-4
L11016	'90DB	6-25
LT1016CS8	'90DB	6-41
LT1017	'90DB	6-45
LT1017CS	'90DB	6-53
LT1017CS8		10-6
LT1018 LT1018CS	'90DB	6-45
LT1018CS	'90DB	6-53
LT1018CS8		10-6
LT1019	'90DB	3-33
LT1020 LT1020CS	'90DB	4-29
LT1020CS	'90DB	4-45
LT1021 LT1021DCS8	'90DB	3-41
LT1021DCS8	'90DB	3-57
LT1022	'90DB	2-145
LT1024	'90DB	2-153
LT1025	'90DB	11-7
LT1025 LT1026	'90DB	5-3
LT1027		7-6
LT1028	'90DB	2-161
LT1028CS	'90DB	2-177
LT1028CS8		2-38
LT1029 LT1030	'90DB	3-61
LT1030	'90DB	10-5
LT1030CS LT1031	'90DB	10-9
LT1031	'90DB	3-65
LT1032	'90DB	10-11
LT1033	'90DB	4-49
LT1034	'90DR	3-77
LT1034CS8-1.2	'90DB	3-81
LT1034CS8-2 5	'90DB	3-31
LT1034CS8-2.5 LT1034-1.2	'90DR	3-77
book ('90DB = LTC's		
LIU 3	. vvv Da	WOUGHI.

LT1034-2.5	'90DB 3-77
LT1035LT1036	'90DB 4-57
LT1036	'90DB 4-69
LT1037LT1037CS	'90DB 2-57
LT1037CS	'90DB 2-69
LT1037CS8	2-16
LT1038	'90DB 4-77
LT1039	.'90DB 10-19
LTC1040	'90DB 6-57
LTC1041	
LTC1042	.'90DB 6-77
LTC1043	.'90DB 11-15
LTC1043CS	'90DB 11-31
LTC1044	
LTC1044CS8	'90DB 5-21
LTC1045	'90DB 10-27
LTC1046	4-16
LTC1047	
LTC1049	
LTC1050	'90DR 2-181
LTC1051	
LTC1052	'90DR 2-197
LTC1052CS	'90DB 2-217
LTC1053	2-306
LT1054	'QNDR 5-23
LT1054 LT1054CS	'QODB 5-25
LT1054IS	'QODB 5-35
LT1055	30DD 3-33
LT1055	30DD 2-213
LT1055S8 LT1056	'90DB 2-231
1710560	90DD 2-219
LT1056S8 LT1057	'00DD 2-231
LT1057	9000 2-233
LT1057IS8	
LT1057136	
LT10578	
LT105786	200DD 0 005
LT1058	
LT1058S	
LTC1059	Z-41
LTC1059	90DB 7-3
LTC105965	90DB 7-11
LTC1060LTC1060CS	'90DB 7-15
LT01060US	90DB 7-35
LTC1061LTC1061CS	90DB 7-39
LTC1061CS	90DB 7-55
LTC1062 LTC1062CS	'90DB 7-59
LTC1063	13-21

Note: All products in **BOLD** are in this Supplement, others appear in LTC's 1990 Databook ('90DB = LTC's 1990 Databook).

Quick Reference Index continued on inside back cover.

QUICK REFERENCE INDEX (continued from inside front cover)

LTC1064 '90DB 7-73	LT11023-23	LT1171	LTC12906-67
LTC1064-1'90DB 7-89	LT11034-211	LT1172	LTC1291 13-92
LTC1064-28-5	LT11054-211	LT11734-275	LTC12926-94
LTC1064-3 8-13	LT110813-37	LT11782-112	LTC1293 6-113
LTC1064-48-21	LT11094-238	LT11792-112	LTC1294 6-113
LTC1064-713-25	LT1109A 13-41	LT1180'90DB 10-67	LTC1296 6-113
LT1070'90DB 5-37	LT11104-245	LT1181'90DB 10-67	LT133013-99
LT1071'90DB 5-37	LT11114-260	LT1185 4-86	LT14317-13
LT1072'90DB 5-49	LT111213-43	LT1188 4-48	LT1432 4-145
LT10734-174	LT111413-43	LT11902-126	LTC148513-103
LT10744-193	LT11152-82	LT11912-137	LT1524
LT10764-193	LT111610-7	LT11922-148	LT1525
LT1076-5 4-208	LT1117 4-63	LT11932-159	LT1526'90DB 5-105
LT10772-45	LT1120'90DB 4-125	LT11942-171	LT1527'90DB 5-97
LT10782-56	LT1121-5 13-46	LTC1196 13-64	LT1846'90DB 5-113
LT10792-56	LT11234-75	LTC1198 13-64	LT1847'90DB 5-113
LT1080'90DB 10-43	LT1123-2.85 13-48	LT12002-182	LT3524'90DB 5-85
LT1080CS '90DB 10-51	LT11242-94	LT12172-190	LT3525'90DB 5-97
LT1081'90DB 10-43	LT11252-94	LT12202-198	LT3526'90DB 5-105
LT1081CS '90DB 10-5	LT11262-105	LT12212-210	LT3527'90DB 5-97
LT108213-29	LT11272-105	LT12222-218	LT3846'90DB 5-113
LT1083'90DB 4-89	LT112813-50	LT12232-226	LT3847'90DB 5-113
LT1083-5 '90DB 4-101	LT1129-2.85 13-51	LT12242-237	LTC7652 '90DB 2-197
LT1083-12 '90DB 4-101	LT1129-3.313-51	LT12252-245	LTK001'90DB 11-3
LT1084'90DB 4-89	LT1129-5 13-51	LT12262-253	LTZ1000'90DB 3-9
LT1084-5 '90DB 4-101	LT1130	LT122713-65	LTZ1000A '90DB 3-9
LT1084-12 '90DB 4-101	LT1131'90DB 10-55	LT12282-261	OP-05'90DB 2-321
LT1085'90DB 4-89	LT1132'90DB 10-55	LT12292-280	OP-07'90DB 2-329
LT1085-5 '90DB 4-101	LT1133'90DB 10-55	LT12302-280	OP-15'90DB 2-341
LT1085-12 '90DB 4-101	LT1134'90DB 10-55	LTC12329-22	OP-16'90DB 2-341
LT1086'90DB 4-113	LT1135'90DB 10-55	LTC12359-29	OP-27'90DB 2-345
LT1086-5 '90DB 4-113	LT1136'90DB 10-55	LT123713-76	OP-37'90DB 2-345
LT1086-12 '90DB 4-113	LT1137'90DB 10-55	LT12414-122	OP-215'90DB 2-275
LT1087 4-56	LT1137A13-52	LT12424-122	OP-227'90DB 2-357
LT1088'90DB 11-33	LT1138'90DB 10-55	LT12434-122	OP-237'90DB 2-357
LT1089'90DB 11-45	LT1139	LT12444-122	OP-2702-120
LTC1090 '90DB 9-5	LT1140'90DB 10-55	LT12454-122	OP-4702-120
LTC1091 '90DB 9-29	LT1141	LT12464-134	REF-01'90DB 3-125
LTC1092 '90DB 9-29	LTC1150 2-321	LTC1250 13-80	REF-02
LTC1093 '90DB 9-29	LTC1151 13-56	LTC1264-7 13-84	SG1524
LTC1094 '90DB 9-29	LTC1155 4-26	LT12704-290	SG152590DB 5-97
LTC1095 '90DB 9-57	LTC11564-41	LT1270A 4-290	SG1527'90DB 5-97
LTC1096 13-33	LT11584-102	LT127113-88	SG3524'90DB 5-85
LT10972-74	LTC11648-29	LTC1272 6-6	SG3525'90DB 5-97
LTC1098 13-33	LTC1164-513-58	LT1280'90DB 10-75	SG3527'90DB 5-97
LTC1099 '90DB 9-81	LTC1164-613-62	LT1281'90DB 10-75	
LTC11003-4	LTC1164-713-25	LT12876-25	
LT11013-11	LT1170	LTC12896-40	
Note: All products in BOLD and in this C	upplement others appear in LTC's 1000 De		

Note: All products in BOLD are in this Supplement, others appear in LTC's 1990 Databook ('90DB = LTC's 1990 Databook).

1

CONTINUING PRODUCT EXCELLENCE

The founding theme of Linear Technology Corporation was to create a company capable of leading and directing linear circuit technology and design concepts of the future, and thus become the market's linear specialist. The Company believes that the total IC business has become so diverse and so complex that a single company will have great difficulty assembling the engineering talent necessary to lead in all areas of device technology.

Today, the customer base benefits by accessing the best product available in each functional area of the IC market from those vendors who are at the leading edge of performance and technology as a result of their "focused" strategy approach. The customer now has the choice of acquiring the best linear, the best microprocessor, the best memory products, etc., by choosing the best vendor in each area. In order to achieve the goal of becoming the market's first choice in the linear area. LTC has assembled the leading design, test, product, assembly, quality and process engineering talent in the industry, operating in what we feel is the most modern linear integrated circuit facility in production today.

This 1992 Databook Supplement contains new products introduced since the production of LTC's 1990 Databook. The offering of LTC products has continued to expand such that there are now over 325 basic product die types in the Company's product portfolio. These die types are the basis for over 2500 different devices available to order from the Company.

This was accomplished by fulfilling our commitment to advancing the state of the art in high performance analog functions. To do this, LTC developed the latest in bipolar, LTCMOS, micropower, high voltage, high speed and complementary process technologies. These products are 100% fabricated in LTC's state of the art wafer fab facilities which include a new area doubling LTC's capacity. Many of our products are now recognized as industry standard products setting new levels in the high performance analog market for parametric performance as well as in functional and value added engineering in our customers' applications. Simultaneously, LTC has focused on providing these new products with uncompromised quality, reliability and service.

Linear Technology Corporation remains committed to servicing the requirements of the Military/Aerospace Marketplace. Our MIL-STD-883 and SMD (Standard Military Drawings) products are tested to the latest revision requirements of MIL-STD-883. The Company also services JAN approved devices for both B and S level requirements as well as "S" level source control drawings. Both commercial and military outgoing quality levels are sampled over temperature with full lot traceability back to the original wafer from which the device was derived. A new addition to LTC's Mil/Aerospace product line is a line of radiation hardened devices. These products have individual data sheets which have guaranteed parametric performance limits for several different radiation levels.

Our commitment to designing and developing the next generation of high performance analog technology remains unchanged. Our goals of offering the best in quality, reliability and service to our customers are renewed to achieve even higher levels of performance and to remain focused on providing the highest performance yet lowest overall "cost to use" linear products.

LTC's successes are indicators of an acceptance of Linear Technology in the marketplace over these last ten years, for which we extend our sincere thanks and appreciation to our customers. It also sets new goals and expectations for our company to maintain the technical and business focus to meet your future needs. We are prepared to meet these challenges and remain... exclusively committed to linear.

Footnote: The original 1990 Databook has been reprinted unchanged in format or content. Since its creation some of the products in the 1990 Databook have had some changes made to the data sheets due to additional package types such as surface mount, extended temperature ranges and parametric changes. Where possible we have cross referenced from the 1992 Supplement to the 1990 Databook to indicate these changes.



SAUSTANAY INDIGHT COMPUTATION

Linear Technology Corporation

Linear Databook Supplement 1992

LIFE SUPPORT POLICY

LINEAR'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF LINEAR TECHNOLOGY CORPORATION. As used herein:

- a. Life support devices or systems are devices or systems which (1) are intended for surgical implant into the body, or (2) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user.
- b. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

Information furnished herein by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits, as described herein, will not infringe on existing patent rights.

Linear Technology Corporation • 1630 McCarthy Blvd. • Milpitas, CA 95035 • (408) 432-1900 © Linear Technology Corporation 1992 Printed in USA



1992 Linear Databook Supplement

	THE RESIDENCE OF THE PERSON NAMED IN COLUMN 1
GENERAL INFORMATION	1
AMPLIFIERS	2
INSTRUMENTATION AMPLIFIERS	3
POWER PRODUCTS	4
INTERFACE	5
DATA CONVERSION	6
VOLTAGE REFERENCES	7
MONOLITHIC FILTERS	8
MICROPROCESSOR SUPERVISORY CIRCUITS	9
COMPARATORS	10
SPECIAL FUNCTION	11
MILITARY PRODUCTS	12
∩∈W PRODUCTS	13
PACKAGE DIMENSIONS	14
APPENDICES	15





SECTION 1—GENERAL INFORMATION OF CHARGE WAS COMMAND A PROPERTY AND TAKE		
INDEX 8008 transit of any supply content that the same supply sup	385113	1-2
GENERAL ORDERING INFORMATION		
ALTERNATE SOURCE CROSS REFERENCE GUIDE		
Presision JFET Intel Op Amp		
SECTION 2—AMPLIFIERS		2.0
SELECTION GUIDES		
PROPRIETARY PRODUCTS PRECISION OPERATIONAL AMPLIFIERS		2.15
LT1001, Precision Op Amp		
LT1001CS8, Precision Op Amp		William
LT1002, Duai, Matched Precision Op Amp		
LT1006, Precision, Single Supply Op Amp		
LT10055, Precision, Single Supply Op Amp		
LT1007, Low Noise, High Speed Precision Op Amps		
LT1007CS8/LT1037CS8, Low Noise, High Speed Precision Op Amps LT1007CS8/LT1037CS8, Low Noise, High Speed Precision Operational Amplifiers		
LT1007c3o/LT1037c3o, Low Noise, right Speed Frecision Operational Amplifiers LT1008, Picoamp Input Current, Microvolt Offset, Low Noise Op Amp		
LT1010, Fast ±150mA Power Buffer		
LT1010, Past 1700mA Power buller LT1012, Picoamp Input Current, Microvolt Offset, Low Noise Op Amp		
LT1012S8, Picoamp Input Current, Microvolt Offset, Low Noise Op Amp		
LT1013/LT1014, Dual/Quad Precision Operational Amplifiers		
LT1022, High Speed, Precision JFET Input Op Amp		
LT1024, Dual, Matched Picoampere, Microvolt Input, Low Noise Op Amp		
LT1028, Ultra-Low Noise Precision High Speed Op Amp		
LT1028CS, Ultra-Low Noise Precision High Speed Op Amp		
LT1028CS8, Ultra-Low Noise Precision High Speed Operational Amplifier		
LT1037, Low Noise, High Speed Precision Op Amp		
LT1055, Precision, High Speed, JFET Input Op Amp		
LT1056, Precision, High Speed, JFET Input Op Amp		
LT1055S8/LT1056S8, Precision, High Speed, JFET Input Op Amps		
LT1057, Dual JFET Input Precision, High Speed Op Amp		
LT1057S/LT1057IS, LT1058S/LT1058IS, Dual/Quad JFET Input Precision High Speed Op Amps		
LT1057S8/LT1057IS8, Dual JFET Input Precision High Speed Op Amps		
LT1058, Quad JFET Input Precision, High Speed Op Amp		
LT1077, Micropower, Single Supply, Precision Operational Amplifier		
LT1078/LT1079, Micropower, Dual/Quad, Single Supply, Precision Operational Amplifiers		
LT1097, Low Cost, Low Power Precision Operational Amplifier		
LT1112/LT1114, Dual/Quad Low Power Precision, Picoamp Input Operational Amplifiers		
LT1115, Ultra-Low Noise, Low Distortion, Audio Operational Amplifier		
LT1124/LT1125, Dual/Quad Low Noise, High Speed Precision Operational Amplifiers		
LT1126/LT1127, Dual/Quad Decompensated Low Noise, High Speed Precision Operational Amplifiers		
LT1128, Unity Gain Stable Ultra-Low Noise Precision LT1028 Type Operational Amplifier		
LT1178/LT1179, 17µA Max, Dual/Quad, Single Supply, Precision Operational Amplifiers		



PRECISION OPERATIONAL AMPLIFIERS, ENHANCED AND SECOND SOURCE		
LF155/LF355, JFET Input Op Amp, Low Supply Current	'90DB	2-271
LF155A/LF355A, JFET Input Op Amp, Low Supply Current	'90DB	2-271
LF156/LF356, JFET Input Op Amp, High Speed		
LF156A/LF356A, JFET Input Op Amp, High Speed		
LF412A, Dual Precision JFET Input Op Amp		
LH2108A, Dual LM108 Op Amp		
LM10/B(L)/C(L), Low Power Op Amp and Reference		
LM101A/LM301A, Uncompensated General Purpose Op Amp		
LM107/LM307, Compensated General Purpose Op Amp		
LM108/LM308, Super Gain Op Amp	'90DB	2-303
LM108A/LM308A, Super Gain Op Amp		
LM118/LM318, High Slew Rate Op Amp		
LM318S8, High Speed Op Amp		
LT118A/LT318A, Improved LM118 Op Amp		
OP-05, Internally Compensated Op Amp		
OP-07, Precision Op Amp		
OP-07CS8, Precision Op Amp		
OP-15, Precision, High Speed JFET Input Op Amp	'90DB	2-341
OP-16, Precision, High Speed JFET Input Op Amp		
OP-27, Low Noise, Precision Op Amp		
OP-37, Low Noise, High Speed Op Amp	'90DB	2-345
OP-215, Dual Precision JFET Input Op Amp		
OP-227, Dual Matched, Low Noise Op Amp		
OP-237, Dual High Speed, Low Noise Op Amp	'90DB	2-357
OP-270/OP-470, Dual/Quad Low Noise, Precision Operational Amplifiers	100 100	.2-120
HIGH SPEED AMPLIFIERS	680 880	.2-125
LT1190, Ultra High Speed Operational Amplifier (Av ≥ 1)	102865 U	.2-126
LT1191, Ultra High Speed Operational Amplifier (Av ≥ 1)		.2-137
LT1192, Ultra High Speed Operational Amplifier (Av ≥ 5)	1,7901	.2-148
LT1193, Video Difference Amplifier, Adjustable Gain	1655, Pren	.2-159
LT1194, Video Difference Amplifier, Gain of 10	0814 8801	.2-171
LT1200, Low Power High Speed Operational Amplifier		.2-182
LT1217, Low Power High Speed Current Feedback Amplifier	TEST, DEST.	.2-190
LT1220, Very High Speed Operational Amplifier (Av ≥ 1)		.2-198
LT1221, Very High Speed Operational Amplifier (Av≥ 4)		.2-210
LT1222, Low Noise, Very High Speed Operational Amplifier (Av≥ 10)		.2-218
LT1223, 100MHz Current Feedback Amplifier		.2-226
LT1224, Very High Speed Operational Amplifier (Av≥ 1)	W1128V01	.2-237
LT1225, Very High Speed Operational Amplifier (Av≥ 5)		
LT1226, Low Noise Very High Speed Operational Amplifier (Av ≥ 25)		
LT1227, 140MHz Video Current Feedback Amplifier		.13-65
LT1228, 100MHz Current Feedback Amplifier with DC Gain Control		
LT1229/LT1230, Dual and Quad 100MHz Current Feedback Amplifiers		.2-280



		.2-291
LTC1047, Dual Micropower Zero Drift Operational Amplifier with Internal Capacitors		
LTC1049, Low Power Zero Drift Operational Amplifier with Internal Capacitors		
LTC1050, Precision Zero Drift Op Amp with Internal Capacitors		
LTC1051/LTC1053, Dual/Quad Precision Zero Drift Operational Amplifiers with Internal Capacitors		.2-306
LTC1052, Zero Drift Op Amp	.'90DB	2-197
LTC1052CS, Zero Drift Op Amp	.'90DB	2-217
LTC1150, ±15V Zero Drift Operational Amplifier with Internal Capacitors		
LTC1151, Dual ±15V Zero Drift Operational Amplifier with Internal Capacitors		.13-56
LTC1250, Very Low Noise Zero Drift Bridge Amplifier		.13-80
ZERO DRIFT OPERATIONAL AMPLIFIERS, ENHANCED AND SECOND SOURCE		
LTC7652, Chopper Stabilized Op Amp	.'90DB	2-197
SECTION 3—INSTRUMENTATION AMPLIFIERS		
INDEX		3-2
SELECTION GUIDE		
PROPRIETARY PROPRIETA		0
LTC1043, Dual Instrumentation Switched Capacitor Building Block		11-15
LTC1100. Precision, Zero Drift Instrumentation Amplifier		
LT1101, Precision, Micropower, Single Supply Instrumentation Amplifier (Fixed Gain = 10 or 100)		
LT1102, High Speed, Precision, JFET Input Instrumentation Amplifier (Fixed Gain = 10 or 100)		
LT1193, Video Difference Amplifier, Adjustable Gain		
LT1194, Video Difference Amplifier, Gain of 10		
1317, Positive Adjustable Regulator 9908 4-137		
SECTION 4—POWER PRODUCTS		
SECTION 4—POWER PRODUCTS INDEX	7 17AE 11173W	4-2
SECTION 4—POWER PRODUCTS INDEX	TEXALE METERI METERI	4-2
SECTION 4—POWER PRODUCTS INDEX SELECTION GUIDES PROPRIETARY PRODUCTS	TTAKET VETTEN TTEAKET VETESALN	4-2
SECTION 4—POWER PRODUCTS INDEX SELECTION GUIDES PROPRIETARY PRODUCTS INDUCTORLESS DC TO DC CONVERTERS	1774년 1174년 1774년 1723년 1234년	4-2 4-3
SECTION 4—POWER PRODUCTS INDEX SELECTION GUIDES PROPRIETARY PRODUCTS INDUCTORLESS DC TO DC CONVERTERS LT1026, Voltage Converter	.'90DB	4-2 4-3 4-15 5-3
SECTION 4—POWER PRODUCTS INDEX SELECTION GUIDES PROPRIETARY PRODUCTS INDUCTORLESS DC TO DC CONVERTERS LT1026, Voltage Converter LTC1044/7660, Switched Capacitor Voltage Converter	.'90DB .'90DB	4-2 4-3 4-15 5-3 5-9
SECTION 4—POWER PRODUCTS INDEX SELECTION GUIDES PROPRIETARY PRODUCTS INDUCTORLESS DC TO DC CONVERTERS LT1026, Voltage Converter LTC1044/7660, Switched Capacitor Voltage Converter LTC1044CS8, Switched Capacitor Voltage Converter	.'90DB .'90DB .'90DB	4-2 4-15 5-3 5-9 5-21
SECTION 4—POWER PRODUCTS INDEX SELECTION GUIDES PROPRIETARY PRODUCTS INDUCTORLESS DC TO DC CONVERTERS LT1026, Voltage Converter LTC1044/7660, Switched Capacitor Voltage Converter LTC1044CS8, Switched Capacitor Voltage Converter LTC1046, 50mA Switched Capacitor Voltage Converter	.'90DB .'90DB .'90DB	4-2 4-3 4-15 5-3 5-9 5-21
SECTION 4—POWER PRODUCTS INDEX SELECTION GUIDES PROPRIETARY PRODUCTS INDUCTORLESS DC TO DC CONVERTERS LT1026, Voltage Converter LTC1044/7660, Switched Capacitor Voltage Converter LTC1044CS8, Switched Capacitor Voltage Converter LTC1046, 50mA Switched Capacitor Voltage Converter LT1054, Switched Capacitor Voltage Converter with Regulator	.'90DB .'90DB .'90DB	4-2 4-3 4-15 5-3 5-9 5-21 4-16 5-23
SECTION 4—POWER PRODUCTS INDEX SELECTION GUIDES PROPRIETARY PRODUCTS INDUCTORLESS DC TO DC CONVERTERS LT1026, Voltage Converter LTC1044/7660, Switched Capacitor Voltage Converter LTC1044CS8, Switched Capacitor Voltage Converter LTC1046, 50mA Switched Capacitor Voltage Converter LT1054, Switched Capacitor Voltage Converter with Regulator LT1054CS/LT1054IS, Switched Capacitor Voltage Converter with Regulator	.'90DB .'90DB .'90DB	4-2 4-3 4-15 5-3 5-9 5-21 4-16 5-23 5-35
SECTION 4—POWER PRODUCTS INDEX SELECTION GUIDES PROPRIETARY PRODUCTS INDUCTORLESS DC TO DC CONVERTERS LT1026, Voltage Converter LTC1044/7660, Switched Capacitor Voltage Converter LTC1044CS8, Switched Capacitor Voltage Converter LTC1046, 50mA Switched Capacitor Voltage Converter LT1054, Switched Capacitor Voltage Converter LT1054CS/LT1054IS, Switched Capacitor Voltage Converter with Regulator LT1054CS/LT1054IS, Switched Capacitor Voltage Converter with Regulator HIGH SIDE SWITCHES	.'90DB .'90DB .'90DB	4-2 4-3 5-3 5-9 5-21 4-16 5-23 5-35
INDEX SELECTION GUIDES PROPRIETARY PRODUCTS INDUCTORLESS DC TO DC CONVERTERS LT1026, Voltage Converter LTC1044/7660, Switched Capacitor Voltage Converter LTC1044CS8, Switched Capacitor Voltage Converter LTC1054, Switched Capacitor Voltage Converter LT1054, Switched Capacitor Voltage Converter LT1054, Switched Capacitor Voltage Converter with Regulator LT1054CS/LT1054IS, Switched Capacitor Voltage Converter with Regulator LT1054CS/LT1054IS, Switched Capacitor Voltage Converter with Regulator HIGH SIDE SWITCHES LT1089, High Side Switch	.'90DB .'90DB .'90DB .'90DB	4-2 4-3 5-3 5-9 5-21 4-16 5-23 5-35 4-25
INDEX SELECTION GUIDES PROPRIETARY PRODUCTS INDUCTORLESS DC TO DC CONVERTERS LT1026, Voltage Converter LTC1044/7660, Switched Capacitor Voltage Converter LTC1044CS8, Switched Capacitor Voltage Converter LTC1054, Switched Capacitor Voltage Converter LT1054, Switched Capacitor Voltage Converter LT1054, Switched Capacitor Voltage Converter with Regulator LT1054CS/LT1054IS, Switched Capacitor Voltage Converter with Regulator LT1089, High Side Switch LTC1155, Dual High Side Micropower N-Channel MOSFET Driver with Internal Charge Pump	.'90DB .'90DB .'90DB .'90DB .'90DB	4-2 4-15 5-3 5-9 5-21 4-16 5-23 5-35 4-25 11-45
INDEX SELECTION GUIDES PROPRIETARY PRODUCTS INDUCTORLESS DC TO DC CONVERTERS LT1026, Voltage Converter LTC1044/7660, Switched Capacitor Voltage Converter LTC1044CS8, Switched Capacitor Voltage Converter LTC1054, Switched Capacitor Voltage Converter LT1054, Switched Capacitor Voltage Converter LT1054, Switched Capacitor Voltage Converter with Regulator LT1054CS/LT1054IS, Switched Capacitor Voltage Converter with Regulator LT1089, High Side Switch LTC1155, Dual High Side Micropower N-Channel MOSFET Driver with Internal Charge Pump LTC1156, Quad High Side Micropower N-Channel MOSFET Driver with Internal Charge Pump	.'90DB .'90DB .'90DB .'90DB .'90DB	4-25 5-3 5-9 5-21 4-16 5-23 5-35 4-25 11-45 4-26
INDEX SELECTION GUIDES PROPRIETARY PRODUCTS INDUCTORLESS DC TO DC CONVERTERS LT1026, Voltage Converter LTC1044/7660, Switched Capacitor Voltage Converter LTC1044CS8, Switched Capacitor Voltage Converter LTC1054, Switched Capacitor Voltage Converter LT1054, Switched Capacitor Voltage Converter LT1054, Switched Capacitor Voltage Converter with Regulator LT1054CS/LT1054IS, Switched Capacitor Voltage Converter with Regulator LT1089, High Side Switch LTC1155, Dual High Side Micropower N-Channel MOSFET Driver with Internal Charge Pump LTC1156, Quad High Side Micropower N-Channel MOSFET Driver with Internal Charge Pump LT1188, 1.5A High Side Switch	.'90DB .'90DB .'90DB .'90DB .'90DB	4-25 4-15 5-3 5-9 5-21 4-16 5-23 5-35 4-25 4-26 4-41
INDEX SELECTION GUIDES PROPRIETARY PRODUCTS INDUCTORLESS DC TO DC CONVERTERS LT1026, Voltage Converter LTC1044/7660, Switched Capacitor Voltage Converter LTC1044CS8, Switched Capacitor Voltage Converter LTC1054, Switched Capacitor Voltage Converter LT1054, Switched Capacitor Voltage Converter LT1054, Switched Capacitor Voltage Converter with Regulator LT1054CS/LT1054IS, Switched Capacitor Voltage Converter with Regulator LT1089, High Side Switch LTC1155, Dual High Side Micropower N-Channel MOSFET Driver with Internal Charge Pump LTC1156, Quad High Side Micropower N-Channel MOSFET Driver with Internal Charge Pump	.'90DB .'90DB .'90DB .'90DB .'90DB	4-25 4-15 5-3 5-9 5-21 4-16 5-23 5-35 4-25 4-26 4-41
INDEX SELECTION GUIDES PROPRIETARY PRODUCTS INDUCTORLESS DC TO DC CONVERTERS LT1026, Voltage Converter LTC1044/7660, Switched Capacitor Voltage Converter LTC1044CS8, Switched Capacitor Voltage Converter LTC1054, Switched Capacitor Voltage Converter LT1054, Switched Capacitor Voltage Converter with Regulator LT1054CS/LT1054IS, Switched Capacitor Voltage Converter with Regulator LT1089, High Side Switch LTC1155, Dual High Side Micropower N-Channel MOSFET Driver with Internal Charge Pump LTC1156, Quad High Side Micropower N-Channel MOSFET Driver with Internal Charge Pump LT1188, 1.5A High Side Switch LINEAR REGULATORS	.'90DB .'90DB .'90DB .'90DB .'90DB	4-2 4-15 5-3 5-9 5-21 4-16 5-23 5-35 4-25 11-45 4-41 4-48 4-55 4-9
INDEX SELECTION GUIDES PROPRIETARY PRODUCTS INDUCTORLESS DC TO DC CONVERTERS LT1026, Voltage Converter LTC1044/7660, Switched Capacitor Voltage Converter LTC1044/CS8, Switched Capacitor Voltage Converter LTC1046, 50mA Switched Capacitor Voltage Converter LT1054, Switched Capacitor Voltage Converter with Regulator LT1054/Switched Capacitor Voltage Converter with Regulator LT1054/SWITCHES LT1089, High Side Switch LTC1155, Dual High Side Micropower N-Channel MOSFET Driver with Internal Charge Pump LTC1156, Quad High Side Micropower N-Channel MOSFET Driver with Internal Charge Pump LT1188, 1.5A High Side Switch LINEAR REGULATORS LT1003, 5 Volt, 5 Amp Voltage Regulator LT1005, Logic Controlled Regulator	.'90DB .'90DB .'90DB .'90DB .'90DB	4-2 4-15 5-3 5-9 5-21 4-16 5-23 5-35 4-25 4-41 4-48 4-49 4-17
INDEX SELECTION GUIDES PROPRIETARY PRODUCTS INDUCTORLESS DC TO DC CONVERTERS LT1026, Voltage Converter LTC1044/7660, Switched Capacitor Voltage Converter LTC1044/CS8, Switched Capacitor Voltage Converter LTC1046, 50mA Switched Capacitor Voltage Converter LT1054, Switched Capacitor Voltage Converter with Regulator LT1054/CS/LT1054IS, Switched Capacitor Voltage Converter with Regulator LT1054/CS/LT1054IS, Switched Capacitor Voltage Converter with Regulator LT1054/CS/LT1054IS, Switched Capacitor Voltage Converter with Regulator HIGH SIDE SWITCHES LT1089, High Side Switch LTC1155, Dual High Side Micropower N-Channel MOSFET Driver with Internal Charge Pump LTC1156, Quad High Side Micropower N-Channel MOSFET Driver with Internal Charge Pump LT1188, 1.5A High Side Switch LINEAR REGULATORS LT1003, 5 Volt, 5 Amp Voltage Regulator LT1005, Logic Controlled Regulator	.'90DB .'90DB .'90DB .'90DB .'90DB .'90DB .'90DB	4-2 4-15 5-3 5-9 5-21 4-16 5-23 5-35 4-25 11-45 4-48 4-48 4-49



LT1033, 3A Negative Adjustable Regulator		4-49
LT1035, Logic Controlled Regulator	'90DB	4-57
LT1036, Logic Controlled Regulator		
LT1038, 10 Amp Positive Adjustable Voltage Regulator		
LT1083, 7.5A Low Dropout Positive Adjustable Regulator		
LT1083-5, 7.5A Low Dropout Positive Fixed 5V Regulator		
LT1083-12, 7.5A Low Dropout Positive Fixed 12V Regulator		
LT1084, 5A Low Dropout Positive Adjustable Regulator		
LT1084-5, 5A Low Dropout Positive Fixed 5V Regulator		
LT1084-12. 5A Low Dropout Positive Fixed 12V Regulator		
LT1085, 3A Low Dropout Positive Adjustable Regulator		
LT1085-5, 3A Low Dropout Positive Fixed 5V Regulator		
LT1085-12, 3A Low Dropout Positive Fixed 12V Regulator		
LT1086, 1.5A Low Dropout Positive Adjustable Regulator		
LT1086-5, 1.5A Low Dropout Positive Fixed 5V Regulator		
LT1086-12, 1.5A Low Dropout Positive Fixed 12V Regulator		
LT1087, Adjustable Low Dropout Regulator with Kelvin-Sense Inputs		
LT1117, 800mA Low Dropout Positive Regulators; Adjustable and Fixed 2.85V, 5V	TOGUCK VALUE	4-63
LT1120, Micropower Regulator with Comparator and Shutdown		
LT1121-5, Micropower Low Dropout Regulator		.13-46
LT1123, 5V Low Dropout Regulator Driver		4-75
LT1123-2.85, Low Dropout Regulator Driver for SCSI-2 Active Termination	Sesse were serv	.13-48
LT1185, Low Dropout Regulator with Adjustable Current Limit		4-86
EINEMIT HEADENTONG, EMMINOLD MILD DESCRIB GOOTIGE		
LM117/LM317, Positive Adjustable Regulator		4-137
LT117A/LT317A, Improved LM117		
LM117HV/ LM317HV, High Voltage Positive Adjustable Regulator		
LT117AHV/LT317AHV, Improved LM117HV		
LM123/LM323, 5 Volt, 3 Amp Regulator		
LT123A/LT323A, Improved LM123		
LM137/LM337, Negative Adjustable Regulator		
LT137A,/LT337A, Improved LM137		
LM137HV/LM337HV, High Voltage Negative Adjustable Regulator		
LT137AHV/LT337AHV, Improved LM137HV		
LM138/LM338, 5 Amp Positive Adjustable Regulator		
LT138A/LT338A, Improved LM138		
LM150/LM350, 3 Amp Positive Adjustable Regulator		
LT150A/LT350A, Improved LM150		
POWER AND MOTOR CONTROL		
LT1158, Half Bridge N-Channel Power MOSFET Driver		
LT1241-45, High Speed Current Mode Pulse Width Modulators		
LT1246, 1MHz Off-Line Current Mode PWM		
LT1432, 5V High Efficiency Step-Down Switching Regulator Controller		.4-145
POWER AND MOTOR CONTROL, ENHANCED AND SECOND SOURCE	1805, Loyle Control	F 05
SG1524/SG3524, Regulating Pulse Width Modulators SG3524S, Regulating Pulse Width Modulator		
The state of the s		
Note: All products in BOLD are in this Supplement, others appear in LTC's 1990 Databook ('90DB = LTC's 1990 Databook).	and of one 4,000 of stouly	org IIA are

LT1524/LT3524, Regulating Pulse Width Modulators	 5-85
SG1525A/SG3525A, Regulating Pulse Width Modulators	 5-97
LT1525A/LT3525A, Regulating Pulse Width Modulators	 5-97
LT1526/LT3526, Regulating Pulse Width Modulators	
SG1527A/SG3527A, Regulating Pulse Width Modulators	
LT1527A/LT3527A, Regulating Pulse Width Modulators	
LT1846/LT1847, Current Mode PWM Controller	
LT3846/LT3847, Current Mode PWM Controller	
SWITCHING REGULATORS	.4-173
LT1070, 5A High Efficiency Switching Regulator	 5-37
LT1071, 2.5A High Efficiency Switching Regulator	
LT1072, 1.25A High Efficiency Switching Regulator	
LT1073, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V	
LT1074/LT1076, Step-Down Switching Regulator	 .4-193
LT1076-5, 5V Step-Down Switching Regulator	
LT1082, 1A High Voltage High Efficiency Switching Regulator	 .13-29
LT1103/LT1105, Off-Line Switching Regulator	 .4-211
LT1108, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V	 .13-37
LT1109, Flash Memory Vpp Generator/Low Cost DC-to-DC Converter	 .4-238
LT1109A, Micropower Low Cost DC-to-DC Converter Adjustable and Fixed 5V, 12V	 .13-41
LT1110, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V, High Frequency	 .4-245
LT1111, Micropower DC-to-DC Converter Adjustable and Fixed 5V, 12V, High Frequency	 .4-260
LT1129-2.85, LT1129-3.3, LT1129-5, 500mA Low Iq Low Dropout Regulator	 .13-51
LT1170, 5A High Efficiency 100kHz Switching Regulator	 5-61
LT1171, 2.5A High Efficiency 100kHz Switching Regulator	 5-61
LT1172, 1.25A High Efficiency 100kHz Switching Regulator	 5-73
LT1173, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V	
LT1270/LT1270A, 8A and 10A High Efficiency Switching Regulators	
LT1271, 4A High Efficiency Switching Regulator	 .13-88
SECTION 5—INTERFACE	
INDEX STATES	
SELECTION GUIDES	
PROPRIETARY PRODUCTS	
LTC485, Low Power RS485 Interface Transceiver	
LTC486, Quad Low Power RS485 Driver	
LTC487, Quad Low Power RS485 Driver	
LTC488, Quad RS485 Line Receiver	
LTC489, Quad RS485 Line Receiver	
LTC490, Low Power RS485 Interface Transceiver	
LTC491, Low Power RS485 Interface Transceiver	
LT1030, Quad Low Power Line Driver	
LT1030CS, Quad Low Power Line Driver	
LT1032, Quad Low Power Line Driver	
LT1039. RS232 Driver/Receiver with Shutdown	



	LTC1045, Programmable Micropower Hex Translator/Receiver/Driver	90DB	10-21
	LT1080, Advanced Low Power 5V RS232 Dual Driver/Receiver		
	LT1081, Advanced Low Power 5V RS232 Dual Driver/Receiver	'90DB	10-43
	LT1080CS/LT1081CS, 5V Powered RS232 Driver/Receiver with Shutdown	'90DB	10-51
	LT1130, 5-Driver/5-Receiver RS232 Transceiver	'90DB	10-55
	LT1131, 5-Driver/4-Receiver RS232 Transceiver with Shutdown		
	LT1132, 5-Driver/3-Receiver RS232 Transceiver	'90DB	10-55
	LT1133, 3-Driver/5-Receiver RS232 Transceiver	'90DB	10-55
	LT1134, 4-Driver/4-Receiver RS232 Transceiver	'90DB	10-55
	LT1135, 5-Driver/3-Receiver RS232 Transceiver without Charge Pump	'90DB	10-55
	LT1136, 4-Driver/5-Receiver RS232 Transceiver with Shutdown	'90DB	10-55
	LT1137, 3-Driver/5-Receiver RS232 Transceiver with Shutdown	'90DB	10-55
	LT1137A, Advanced Low Power 5V RS232 Transceiver with Small Capacitors		.13-52
	LT1138, 5-Driver/3-Receiver RS232 Transceiver with Shutdown	'90DB	10-55
	LT1139, 4-Driver/4-Receiver RS232 Transceiver with Shutdown	'90DB	10-55
	LT1140, 5-Driver/3-Receiver RS232 Transceiver without Charge Pump	'90DB	10-55
	LT1141, 3-Driver/5-Receiver RS232 Transceiver without Charge Pump	'90DB	10-55
	LT1180, Advanced Low Power 5V RS232 Dual Driver/Receiver with Small Capacitors	'90DB	10-67
	LT1181, Advanced Low Power 5V RS232 Dual Driver/Receiver with Small Capacitors	'90DB	10-67
	LT1237, 5V RS232 Transceiver with Advanced Power Management and One Receiver Active in SHUTDO	WN	.13-76
	LT1280, Advanced Low Power 5V RS232 Dual Driver/Receiver	'90DB	10-75
	ETT200, Advanced Low Tower 3V 110202 Duar Driver/Treceiver		
	LT1281, Advanced Low Power 5V RS232 Dual Driver/Receiver		
	LT1281, Advanced Low Power 5V RS232 Dual Driver/Receiver		.13-99
	LT1281, Advanced Low Power 5V RS232 Dual Driver/Receiver		. 13-99 13-103
	LT1281, Advanced Low Power 5V RS232 Dual Driver/Receiver		. 13-99 13-103
	LT1281, Advanced Low Power 5V RS232 Dual Driver/Receiver		. 13-99 13-103
	LT1281, Advanced Low Power 5V RS232 Dual Driver/Receiver		. 13-99 13-103
SECTION	LT1281, Advanced Low Power 5V RS232 Dual Driver/Receiver LT1330, 5V RS232 Transceiver with 3V Logic Interface and One Receiver Active in SHUTDOWN LTC1485, High Speed RS485 Interface Transceiver TION 6—DATA CONVERSION DEX	1221.50 1471.21 1472.43 1472.43	.13-99 13-103
SECTIND SEL	LT1281, Advanced Low Power 5V RS232 Dual Driver/Receiver	1221.50 1471.21 1472.43 1472.43	.13-99 13-103
SECTIND SEL	LT1281, Advanced Low Power 5V RS232 Dual Driver/Receiver LT1330, 5V RS232 Transceiver with 3V Logic Interface and One Receiver Active in SHUTDOWN LTC1485, High Speed RS485 Interface Transceiver TION 6—DATA CONVERSION DEX LECTION GUIDES ROPRIETARY PRODUCTS	7270.2.1 7471.2.1 7472.2.1 7472.30 7472.30	.13-99 13-103
SECTIND SEL	LT1281, Advanced Low Power 5V RS232 Dual Driver/Receiver LT1330, 5V RS232 Transceiver with 3V Logic Interface and One Receiver Active in SHUTDOWN LTC1485, High Speed RS485 Interface Transceiver TION 6—DATA CONVERSION DEX LECTION GUIDES LOPRIETARY PRODUCTS LTC1090, Single Chip 10-Bit Data Acquisition System	'90DB	.13-99 13-103 6-2 6-3
SECTIND SEL	LT1281, Advanced Low Power 5V RS232 Dual Driver/Receiver LT1330, 5V RS232 Transceiver with 3V Logic Interface and One Receiver Active in SHUTDOWN LTC1485, High Speed RS485 Interface Transceiver TION 6—DATA CONVERSION DEX LECTION GUIDES LOPRIETARY PRODUCTS LTC1090, Single Chip 10-Bit Data Acquisition System LTC1091, 1-Channel, 10-Bit Serial I/O Data Acquisition System	'90DB '90DB	6-2 6-3
SECTIND SEL	LT1281, Advanced Low Power 5V RS232 Dual Driver/Receiver LT1330, 5V RS232 Transceiver with 3V Logic Interface and One Receiver Active in SHUTDOWN LTC1485, High Speed RS485 Interface Transceiver TION 6—DATA CONVERSION DEX LECTION GUIDES LTC1090, Single Chip 10-Bit Data Acquisition System LTC1091, 1-Channel, 10-Bit Serial I/O Data Acquisition System LTC1092, 2-Channel, 10-Bit Serial I/O Data Acquisition System LTC1092, 2-Channel, 10-Bit Serial I/O Data Acquisition System	'90DB '90DB	6-2 6-3 9-5 9-29
SECTIND SEL	LT1281, Advanced Low Power 5V RS232 Dual Driver/Receiver LT1330, 5V RS232 Transceiver with 3V Logic Interface and One Receiver Active in SHUTDOWN LTC1485, High Speed RS485 Interface Transceiver TION 6—DATA CONVERSION DEX LECTION GUIDES LOPRIETARY PRODUCTS LTC1090, Single Chip 10-Bit Data Acquisition System LTC1091, 1-Channel, 10-Bit Serial I/O Data Acquisition System	'90DB '90DB '90DB	6-2 6-3 9-5 9-29 9-29 9-29
SECTIND SEL	LT1281, Advanced Low Power 5V RS232 Dual Driver/Receiver LT1330, 5V RS232 Transceiver with 3V Logic Interface and One Receiver Active in SHUTDOWN LTC1485, High Speed RS485 Interface Transceiver TION 6—DATA CONVERSION DEX LECTION GUIDES LOPRIETARY PRODUCTS LTC1090, Single Chip 10-Bit Data Acquisition System LTC1091, 1-Channel, 10-Bit Serial I/O Data Acquisition System LTC1092, 2-Channel, 10-Bit Serial I/O Data Acquisition System LTC1093, 6-Channel, 10-Bit Serial I/O Data Acquisition System LTC1094, 8-Channel, 10-Bit Serial I/O Data Acquisition System LTC1094, 8-Channel, 10-Bit Serial I/O Data Acquisition System	'90DB '90DB '90DB '90DB	6-2 6-3 9-5 9-29 9-29 9-29 9-29 9-29
SECTIND SEL	LT1281, Advanced Low Power 5V RS232 Dual Driver/Receiver LT1330, 5V RS232 Transceiver with 3V Logic Interface and One Receiver Active in SHUTDOWN LTC1485, High Speed RS485 Interface Transceiver TION 6—DATA CONVERSION DEX LECTION GUIDES LTC1090, Single Chip 10-Bit Data Acquisition System LTC1091, 1-Channel, 10-Bit Serial I/O Data Acquisition System LTC1092, 2-Channel, 10-Bit Serial I/O Data Acquisition System LTC1093, 6-Channel, 10-Bit Serial I/O Data Acquisition System LTC1093, 6-Channel, 10-Bit Serial I/O Data Acquisition System	'90DB '90DB '90DB '90DB '90DB	6-2 6-3 9-5 9-29 9-29 9-29 9-29 9-57
SECT INDICATE PROPERTY OF THE	LT1281, Advanced Low Power 5V RS232 Dual Driver/Receiver LT1330, 5V RS232 Transceiver with 3V Logic Interface and One Receiver Active in SHUTDOWN LTC1485, High Speed RS485 Interface Transceiver TION 6—DATA CONVERSION DEX LECTION GUIDES LOPRIETARY PRODUCTS LTC1090, Single Chip 10-Bit Data Acquisition System LTC1091, 1-Channel, 10-Bit Serial I/O Data Acquisition System LTC1092, 2-Channel, 10-Bit Serial I/O Data Acquisition System LTC1093, 6-Channel, 10-Bit Serial I/O Data Acquisition System LTC1094, 8-Channel, 10-Bit Serial I/O Data Acquisition System LTC1095, Complete 10-Bit Data Acquisition System with On Board Reference LTC1096/LTC1098, Micropower, Sampling 8-Bit Serial I/O A/D Converters	'90DB '90DB '90DB '90DB '90DB	6-2 6-3 9-5 9-29 9-29 9-29 9-29 9-57
SEC IND SEL PRO	LT1281, Advanced Low Power 5V RS232 Dual Driver/Receiver LT1330, 5V RS232 Transceiver with 3V Logic Interface and One Receiver Active in SHUTDOWN LTC1485, High Speed RS485 Interface Transceiver TION 6—DATA CONVERSION DEX LECTION GUIDES LOPRIETARY PRODUCTS LTC1090, Single Chip 10-Bit Data Acquisition System LTC1091, 1-Channel, 10-Bit Serial I/O Data Acquisition System LTC1092, 2-Channel, 10-Bit Serial I/O Data Acquisition System LTC1093, 6-Channel, 10-Bit Serial I/O Data Acquisition System LTC1094, 8-Channel, 10-Bit Serial I/O Data Acquisition System LTC1095, Complete 10-Bit Data Acquisition System with On Board Reference LTC1099, High Speed 8-Bit A/D Converter with Built-In Sample-and-Hold	'90DB '90DB '90DB '90DB '90DB	6-2 6-3 9-5 9-29 9-29 9-29 9-57 .13-33 9-81
SECTIND SEL PRO	LT1281, Advanced Low Power 5V RS232 Dual Driver/Receiver LT1330, 5V RS232 Transceiver with 3V Logic Interface and One Receiver Active in SHUTDOWN LTC1485, High Speed RS485 Interface Transceiver TION 6—DATA CONVERSION DEX LECTION GUIDES DOPRIETARY PRODUCTS LTC1090, Single Chip 10-Bit Data Acquisition System LTC1091, 1-Channel, 10-Bit Serial I/O Data Acquisition System LTC1092, 2-Channel, 10-Bit Serial I/O Data Acquisition System LTC1093, 6-Channel, 10-Bit Serial I/O Data Acquisition System LTC1094, 8-Channel, 10-Bit Serial I/O Data Acquisition System LTC1095, Complete 10-Bit Data Acquisition System with On Board Reference LTC1096/LTC1098, Micropower, Sampling 8-Bit Serial I/O A/D Converters LTC1099, High Speed 8-Bit A/D Converter with Built-In Sample-and-Hold LTC1196/LTC1198, 8-Bit, 600ns, 1.3MHz Sampling A/D Converters	'90DB '90DB '90DB '90DB '90DB	6-2 6-3 9-5 9-29 9-29 9-29 9-57 .13-33 9-81
SECTIND SELPRICATION OF THE PROPERTY OF THE PR	LT1281, Advanced Low Power 5V RS232 Dual Driver/Receiver LT1330, 5V RS232 Transceiver with 3V Logic Interface and One Receiver Active in SHUTDOWN LTC1485, High Speed RS485 Interface Transceiver TION 6—DATA CONVERSION DEX LECTION GUIDES DOPRIETARY PRODUCTS LTC1090, Single Chip 10-Bit Data Acquisition System LTC1091, 1-Channel, 10-Bit Serial I/O Data Acquisition System LTC1092, 2-Channel, 10-Bit Serial I/O Data Acquisition System LTC1093, 6-Channel, 10-Bit Serial I/O Data Acquisition System LTC1094, 8-Channel, 10-Bit Serial I/O Data Acquisition System LTC1095, Complete 10-Bit Data Acquisition System with On Board Reference LTC1096/LTC1098, Micropower, Sampling 8-Bit Serial I/O A/D Converters LTC1196/LTC1198, 8-Bit, 600ns, 1.3MHz Sampling A/D Converters	'90DB '90DB '90DB '90DB '90DB	6-2 6-3 9-5 9-29 9-29 9-29 9-57 .13-33 9-81 6-6
SECT IND SEL PRO	LT1281, Advanced Low Power 5V RS232 Dual Driver/Receiver LT1330, 5V RS232 Transceiver with 3V Logic Interface and One Receiver Active in SHUTDOWN LTC1485, High Speed RS485 Interface Transceiver TION 6—DATA CONVERSION DEX LECTION GUIDES TOPRIETARY PRODUCTS LTC1090, Single Chip 10-Bit Data Acquisition System LTC1091, 1-Channel, 10-Bit Serial I/O Data Acquisition System LTC1092, 2-Channel, 10-Bit Serial I/O Data Acquisition System LTC1093, 6-Channel, 10-Bit Serial I/O Data Acquisition System LTC1094, 8-Channel, 10-Bit Serial I/O Data Acquisition System LTC1095, Complete 10-Bit Data Acquisition System with On Board Reference LTC1096/LTC1098, Micropower, Sampling 8-Bit Serial I/O A/D Converters LTC1196/LTC1198, 8-Bit, 600ns, 1.3MHz Sampling A/D Converter LTC1272, 12-Bit, 3µs, 250kHz Sampling A/D Converter	'90DB '90DB '90DB '90DB '90DB	6-2 6-3 9-5 9-29 9-29 9-29 9-57 .13-33 9-81 6-6
SECT IND SEL PRO	LT1281, Advanced Low Power 5V RS232 Dual Driver/Receiver LT1330, 5V RS232 Transceiver with 3V Logic Interface and One Receiver Active in SHUTDOWN LTC1485, High Speed RS485 Interface Transceiver TION 6—DATA CONVERSION DEX LECTION GUIDES TOPRIETARY PRODUCTS LTC1090, Single Chip 10-Bit Data Acquisition System LTC1091, 1-Channel, 10-Bit Serial I/O Data Acquisition System LTC1092, 2-Channel, 10-Bit Serial I/O Data Acquisition System LTC1093, 6-Channel, 10-Bit Serial I/O Data Acquisition System LTC1094, 8-Channel, 10-Bit Serial I/O Data Acquisition System LTC1095, Complete 10-Bit Data Acquisition System with On Board Reference LTC1096/LTC1098, Micropower, Sampling 8-Bit Serial I/O A/D Converters LTC1196/LTC1198, 8-Bit, 600ns, 1.3MHz Sampling A/D Converters LTC1272, 12-Bit, 3µs, 250kHz Sampling A/D Converter LTC1287, 3V Single Chip 12-Bit Data Acquisition System	'90DB '90DB '90DB '90DB '90DB	6-2 6-3 9-5 9-29 9-29 9-29 9-57 .13-33 9-81 6-6 6-6
SECTIND SEL PROPERTY OF THE PR	LT1281, Advanced Low Power 5V RS232 Dual Driver/Receiver LT1330, 5V RS232 Transceiver with 3V Logic Interface and One Receiver Active in SHUTDOWN LTC1485, High Speed RS485 Interface Transceiver TION 6—DATA CONVERSION DEX LECTION GUIDES TOPRIETARY PRODUCTS LTC1090, Single Chip 10-Bit Data Acquisition System LTC1091, 1-Channel, 10-Bit Serial I/O Data Acquisition System LTC1092, 2-Channel, 10-Bit Serial I/O Data Acquisition System LTC1093, 6-Channel, 10-Bit Serial I/O Data Acquisition System LTC1094, 8-Channel, 10-Bit Serial I/O Data Acquisition System LTC1095, Complete 10-Bit Data Acquisition System with On Board Reference LTC1096/LTC1098, Micropower, Sampling 8-Bit Serial I/O A/D Converters LTC1196/LTC1198, 8-Bit, 600ns, 1.3MHz Sampling A/D Converters LTC1272, 12-Bit, 3µs, 250kHz Sampling A/D Converter LTC1287, 3V Single Chip 12-Bit Data Acquisition System LTC1289, 3V Single Chip 12-Bit Data Acquisition System	'90DB '90DB '90DB '90DB '90DB	6-2 6-3 9-5 9-29 9-29 9-29 9-57 .13-33 9-81 6-6 6-6 6-6
SECT IND SEL PROPERTY OF THE P	LT1281, Advanced Low Power 5V RS232 Dual Driver/Receiver LT1330, 5V RS232 Transceiver with 3V Logic Interface and One Receiver Active in SHUTDOWN LTC1485, High Speed RS485 Interface Transceiver TION 6—DATA CONVERSION DEX LECTION GUIDES LOPRIETARY PRODUCTS LTC1090, Single Chip 10-Bit Data Acquisition System LTC1091, 1-Channel, 10-Bit Serial I/O Data Acquisition System LTC1092, 2-Channel, 10-Bit Serial I/O Data Acquisition System LTC1093, 6-Channel, 10-Bit Serial I/O Data Acquisition System LTC1094, 8-Channel, 10-Bit Serial I/O Data Acquisition System LTC1095, Complete 10-Bit Data Acquisition System with On Board Reference LTC1096/LTC1098, Micropower, Sampling 8-Bit Serial I/O A/D Converters LTC1099, High Speed 8-Bit A/D Converter with Built-In Sample-and-Hold LTC1196/LTC1198, 8-Bit, 600ns, 1.3MHz Sampling A/D Converters LTC1272, 12-Bit, 3µs, 250kHz Sampling A/D Converter LTC1287, 3V Single Chip 12-Bit Data Acquisition System LTC1289, 3V Single Chip 12-Bit Data Acquisition System LTC1290, Single Chip 12-Bit Data Acquisition System	'90DB '90DB '90DB '90DB '90DB	6-2 6-3 9-5 9-29 9-29 9-29 9-29 9-57 .13-33 9-81 6-6 6-6 6-67 6-67



SECOND SOURCE PRODUCTS		
LF198A/LF398A, Precision Sample and Hold Amplifier	DB	9-97
LF198/LF398, Precision Sample and Hold Amplifier	DB	9-97
LF398S8, Precision Sample and Hold Amplifier	DB	9-113
SECTION 7 VOLTAGE DECEDENCES SERVED throws had sale and seeks well 32		
SECTION 7—VOLTAGE REFERENCES SECTION 7—VOLTAGE REFERENCES SECTION 7—VOLTAGE REFERENCES SECTION 7—VOLTAGE REFERENCES		7-2
SELECTION GUIDES		
The same state of the same of the same state of		V.A
LTZ1000, Ultra Precision Reference'90	DB	3-9
LTZ1000A, Ultra Precision Reference		3-9
LT1004, Micropower Voltage Reference		3-17
LT1004CS8-1.2/LT1004CS8-2.5, Micropower Voltage References		3-25
LT1009 Series, 2.5 Volt Reference		3-27
LT1009S8, 2.5 Volt Reference		3-31
LT1019, 2.5V, 4.5V, 5.0V, 10.0V, Precision References		
LT1021, 5.0V, 7.0V, 10.0V, Precision References		
LT1021DCS8, 5.0V, 7.0V, 10.0V, Precision References		
LT1027, Precision 5V Reference		
LT1029, 5V Bandgap Reference		
LT1031, Precision 10V Reference		
LT1034-1.2/LT1034-2.5, Micropower Dual Reference		
LT1034CS8-1.2/LT1034CS8-2.5, Micropower Dual Reference		
LT1431, Programmable Reference		
SECOND SOURCE PRODUCTS		
LH0070, Precision 10V Reference		
LM129/LM329, 6.9V Precision Voltage Reference		
LM134 Series, Constant Current Source and Temperature Sensor		
LM334S8, Constant Current Source and Temperature Sensor		
LM136-2.5/LM336-2.5, 2.5 Volt Reference		
LM185-1.2/LM385-1.2, Micropower Voltage Reference		
LM185-2.5/LM385-2.5, Micropower Voltage Reference		
LM385S8-1.2/LM385S8-2.5, Micropower Voltage Reference		
LM199/LM399/LM199A/LM399A, Precision Reference		
LT580, Precision Reference		
LT581, Precision Reference		
REF-01/REF-02, Precision Voltage References		
Cocci roratos, micropores pour comparanor resta Francesa, attenpensor Deaf Comparator		
SECTION 8—MONOLITHIC FILTERS		
INDEX AND		
SELECTION GUIDES	10.000	
PROPRIETARY PRODUCTS LTC1059, High Peformance Switched Capacitor Universal Filter'90		
LTC1059CS, High Performance Switched Capacitor Universal Filter '90 LTC1060, Universal Dual Filter Building Block '90		
Note: All products in BOLD are in this Supplement, others appear in LTC's 1990 Databook ('90DB = LTC's 1990 Databook)	מט	1-10
NOTE: All products in bulb are in this suddiement, others addear in LTU's 1990 Databook ('90DB = LTU's 1990 Databook).		



LTC1060CS, Universal Dual Filter Building Block	'anna	7-35
LTC1061, High Performance Triple Universal Filter Building Block		
LTC1061CS. High Performance Triple Universal Filter Building Block		
LTC1062, 5th Order Lowpass Filter		
LTC1062CS, 5th Order Lowpass Filter		
LTC1063, Low Offset, Clock Tunable 5th Order Butterworth Lowpass Filter		
LTC1064, Low Noise, Fast, Quad Universal Filter Building Block		
LTC1064-1, Low Noise, Past, duad Universal Pilier Building Block		
LTC1064-2, Low Noise, 8th Order, Glock Sweepable Elliptic Lowpass Filter		
LTC1064-3, Low Noise, High Frequency, 8th Order Linear Phase Lowpass Filter		
LTC1064-4, Low Noise, 8th Order, Clock Sweepable Cauer Lowpass Filter LTC1064-7/LTC1164-7/LTC1264-7, Linear Phase, Group Delay Equalized, 8th Order		
LTC1164, Low Power, Low Noise, Quad Universal Filter Building Block		
LTC1164-5, Low Power, Clock Tunable 8th Order Butterworth Lowpass Filter		
LTC1164-6, Low Power, Clock Tunable 8th Order Elliptic Lowpass Filter		
LTC1264-7, Linear Phase, Group Delay Equalized, 8th Order Lowpass Filter		
SECTION 9—MICROPROCESSOR SUPERVISORY CIRCUITS		
INDEX		9-2
SELECTION GUIDE		
PROPRIETARY PRODUCTS		
LTC690/LTC691/LTC694/LTC695, Microprocessor Supervisory Circuits	BANKA ROLESPET LO ELEGAN	9-4
LTC699, Microprocessor Supervisory Circuit		
LTC1232, Microprocessor Supervisory Circuit		
LTC1235, Microprocessor Supervisory Circuit with Conditional Battery Backup	272110000 20010000	9-29
SECTION 10—COMPARATORS		
INDEX		AL.
SELECTION GUIDES	HOV 6.3, 6.3-668W.J.C.3-661W	10-3
PROPRIETARY PRODUCTS LT1011, Voltage Comparator	1185-1,2/LM385-1.2, Micropo	M.
LT1015, High Speed Dual Line Receiver		
LT1016, Ultra Fast Precision Comparator		
LT1016CS8, Ultra Fast Precision Comparator		
LT1017, Micropower Dual Comparator		6-45
LT1018, Micropower Dual Comparator		6-45
LT1017CS/LT1018CS, Micropower Dual Comparator		
LT1017CS8/LT1018CS8, Micropower Dual Comparator		
LTC1040, Dual Micropower Comparator		
LTC1041, BANG-BANG Controller		
LTC1042, Window Comparator		
LT1116, 12ns, Single Supply Ground-Sensing Comparator		
ENHANCED AND SECOND SOURCE PRODUCTS		
LM111/LM311, Voltage Comparator		6-85
LT111A/LT311A, Improved LM111		6-85
Note: All products in BOLD are in this Cumplement, others access in LTO's 1000 Databasis (1000D. LTO's 1000 Databasis (1000D.	Land Name of All Street and All Stre	

LM119/LM319, Dual Comparator	'90DB	6-93
LT119A/LT319A, Improved LM119	'90DB	6-93
LT685, High Speed Comparator	'90DB	6-5
SECTION 11—SPECIAL FUNCTION shaped based and of based and an amount 2 extent a 2 agents a		
INDEX	137A, AL	11-2
SELECTION GUIDE		
PROPRIETARY PRODUCTS		
LTK001, Thermocouple Cold Junction Compensator and Matched Amplifier	'90DB	11-3
LTC201A/LTC202/LTC203, Micropower, Low Charge Injection, Quad CMOS Analog Switches		11-4
LTC221/LTC222, Micropower, Low Charge Injection, Quad CMOS Analog Switches with Data Latches	141,755	.11-15
LT1025, Micropower Thermocouple Cold Junction Compensator		
LTC1043, Dual Precision Instrumentation Switched Capacitor Building Block		
LTC1043CS, Dual Precision Instrumentation Switched Capacitor Building Block		
LT1088, Wideband RMS-DC Converter Building Block		
SECTION 12—MILITARY PRODUCTS INDEX		
INDEX		12-2
Military Products/Programs		
JAN		
MIL-M-38510 Class B Flow (Figure 1)		
MIL-M-38510 Class S Flow (Figure 2)		
Standard Military Drawings		
SMD Preparation Flowchart (Figure 3)		12-6
SMDs Get a New Part Numbering System		
MIL-STD-883 Product		
883 Group A Sampling Plan (Table 1)		12-7
Hi-Rel (SCDs)		
Radiation Hardness Program		
Military Market Commitment		12-7
883 Certificate of Conformance		
MIL-STD-883 Test Methods		12-9
Military Parts List		
SECTION 13—NEW PRODUCTS		
INDEX		12.2
PROPRIETARY PRODUCTS LTC488, Quad RS485 Line Receiver		12.2
LTC489, Quad RS485 Line Receiver		
LTC1063, Low Offset, Clock Tunable 5th Order Butterworth Lowpass Filter		
LTC1064-7/LTC1164-7/LTC1264-7, Linear Phase, Group Delay Equalized, 8th Order Lowpass Fliters		
LT1082, 1A High Voltage High Efficiency Switching Voltage Regulator		
LT1108, Micropower DC-DC Converter Adjustable and Fixed 5V, 12VLT1109A, Micropower Low Cost DC-to-DC Converter Adjustable and Fixed 5V, 12V		
Note: All products in ROLD are in this Supplement others appear in LTC's 1990 Databook (1900R – LTC's 1990 Databook)		



LT1112/LT1114, Dual/Quad Low Power Precision, Picoamp Input Operational Amplifiers	13-43
LT1121-5, Micropower Low Dropout Regulator	13-46
LT1123-2.85, Low Dropout Regulator Driver for SCSI-2 Active Termination	13-48
LT1128, Unity Gain Stable Ultra-Low Noise Precision LT1028 Type Operational Amplifier	13-50
LT1129-2.85, LT1129-3.3, LT1129-5, 500mA Low Iq Low Dropout Regulator	
LT1137A, Advanced Low Power 5V RS232 Transceiver with Small Capacitors	
LTC1151, Dual ±15V Zero Drift Operational Amplifier with Internal Capacitors	
LTC1164-5, Low Power Clock Tunable 8th Order Butterworth Lowpass Filter	
LTC1164-6, Low Power Clock Tunable 8th Order Elliptic Lowpass Filter	
LTC1196/LTC1198, 8-Bit, 600ns, 1.3MHz Sampling A/D Converters	
LT1227, 140MHz Video Current Feedback Amplifier	
LT1237, 5V RS232 Transceiver with Advanced Power Management and One Receiver Active in SHUTDOWN	
LTC1250, Very Low Noise Zero Drift Bridge Amplifier	
LTC1264-7, Linear Phase, Group Delay Equalized, 8th Order Lowpass Filter	
LT1271, 4A High Efficiency Switching Regulator	
LTC1291, Single Chip 12-Bit Data Acquisition System	
LT1330, 5V RS232 Transceiver with 3V Logic Interface and One Receiver Active in SHUTDOWN	
LTC1485, High Speed RS485 Interface Transceiver	
\$-97 man and a second a second and a second	
SECTION 14—PACKAGE DIMENSIONS	
INDEX	
PACKAGE CROSS REFERENCE	CONTRACTOR STATE OF THE
PACKAGE DIMENSIONS	
arelion Flowelant (Figure 3)	
SECTION 15—APPENDICES	
INDEX	45.0
Introduction to Quality and Reliability Assurance Programs	Control Co. D. S.
Reliability Assurance Program	
Quality Assurance Program.	
Wafer Fabrication Flowchart	
Assembly Flowchart September 1997	
Test and End of Line Flowchart	
R-Flow	
ESD Protection Program	
Statistical Process Control	
Surface Mount Products	
Surface Mount Data Sheets List	
Dice Products	
Design Tools	
Design Notes	
Applications on Disk	
75 Technical Books Order Form	15-/1



	10000	10 71
Extended Temperature Range-200°C Products	90DB	13-74
LF155, JFET Input Op Amp, Low Supply Current		
LF155A, JFET Input Op Amp, Low Supply Current		
LF156, JFET Input Op Amp, High Speed		
LF156A, JFET Input Op Amp, High Speed		
LF198, Precision Sample and Hold Amplifier		
LF198A, Precision Sample and Hold Amplifier		
LF355, JFET Input Op Amp, Low Supply Current		
LF355A, JFET Input Op Amp, Low Supply Current		
LF356, JFET Input Op Amp, High Speed		
LF356A, JFET Input Op Amp, High Speed		
LF398, Precision Sample and Hold Amplifier		
LF398A, Precision Sample and Hold Amplifier		
LF398S8, Precision Sample and Hold Amplifier		9-113
LF412A, Dual Precision JFET Input Op Amp		2-275
LH0070, Precision 10V Reference		3-65
LH2108A, Dual LM108 Op Amp		2-279
LM10, Low Power Op Amp and Reference		
LM10B, Low Power Op Amp and Reference		2-281
LM10BL, Low Power Op Amp and Reference		
LM10C, Low Power Op Amp and Reference		2-281
LM10CL, Low Power Op Amp and Reference		2-281
LM101A, Uncompensated General Purpose Op Amp		2-297
LM107, Compensated General Purpose Op Amp		2-297
LM108, Super Gain Op Amp		
LM108A, Super Gain Op Amp		
LM111, Voltage Comparator		
LM117, Positive Adjustable Regulator		
LM117HV, High Voltage Positive Adjustable Regulator		
LM118, High Slew Rate Op Amp		
LM119, Dual Comparator		
LM123, 5 Volt, 3 Amp Regulator		
LM129, 6.9V Precision Voltage Reference		
LM134 Series, Constant Current Source and Temperature Sensor		
LM136-2.5, 2.5 Volt Reference		
LM137, Negative Adjustable Regulator		
LM137HV, High Voltage Negative Adjustable Regulator	'90DB	4-165
LM138, 5 Amp Positive Adjustable Regulator	'90DB	4-169
LM150, 3 Amp Positive Adjustable Regulator		
LM185-1.2, Micropower Voltage Reference		
LM185-2.5, Micropower Voltage Reference		
LM199, Precision Reference		
LM199A. Precision Reference		
LM301A, Uncompensated General Purpose Op Amp.		
LM307, Compensated General Purpose Op Amp		
		01



LM308, Super Gain Op Amp		
LM308A, Super Gain Op Amp		2-303
LM311, Voltage Comparator		6-85
LM317, Positive Adjustable Regulator		4-137
LM317HV, High Voltage Positive Adjustable Regulator		4-145
LM318, High Slew Rate Op Amp		2-311
LM318S8, High Speed Op Amp		2-319
LM319, Dual Comparator		6-93
LM323, 5 Volt, 3 Amp Regulator		4-149
LM329, 6.9V Precision Voltage Reference		3-83
LM334S8, Constant Current Source and Temperature Sensor		3-99
LM336-2.5, 2.5 Volt Reference	'90DB	3-101
LM337, Negative Adjustable Regulator		4-157
LM337HV, High Voltage Negative Adjustable Regulator		4-165
LM338, 5 Amp Positive Adjustable Regulator	'90DB	4-169
LM350, 3 Amp Positive Adjustable Regulator		4-177
LM385-1.2, Micropower Voltage Reference		3-105
LM385-2.5, Micropower Voltage Reference		3-109
LM385S8-1.2, Micropower Voltage Reference		3-113
LM385S8-2.5, Micropower Voltage Reference		3-113
LM399, Precision Reference		3-115
LM399A, Precision Reference		3-115
LT111A, Improved LM111		6-85
LT117A, Improved LM117		4-137
LT117AHV, Improved LM117HV		4-145
LT118A, Improved LM118 Op Amp	'90DB	2-311
LT119A, Improved LM119		6-93
LT123A, Improved LM123		4-149
LT137A, Improved LM137		4-157
LT137AHV, Improved LM137HV		4-165
LT138A, Improved LM138		4-169
LT150A, Improved LM150		4-177
LTC201A, Micropower, Low Charge Injection, Quad CMOS Analog Switch		11-4
LTC202, Micropower, Low Charge Injection, Quad CMOS Analog Switch		11-4
LTC203, Micropower, Low Charge Injection, Quad CMOS Analog Switch		
LTC221, Micropower, Low Charge Injection, Quad CMOS Analog Switch with Data Latches		
LTC222, Micropower, Low Charge Injection, Quad CMOS Analog Switch with Data Latches		
LT311A, Improved LM111		6-85
LT317A, Improved LM117		4-137
LT317AHV, Improved LM117HV		
LT318A, Improved LM118 Op Amp		2-311
LT319A, Improved LM119		6-93
LT323A, Improved LM123		4-149
LT337A, Improved LM137		4-157
LT337AHV, Improved LM137HV		4-165



LT338A, Improved LM138	'90DB	4-169
LT350A, Improved LM150	'90DB	4-177
LTC485, Low Power RS485 Interface Transceiver		5-6
LTC486, Quad Low Power RS485 Driver	ALANA S. I	5-16
LTC487, Quad Low Power RS485 Driver		5-24
LTC488, Quad RS485 Line Receiver		13-3
LTC489, Quad RS485 Line Receiver	IX MO.A.	.13-12
LTC490, Low Power RS485 Interface Transceiver		5-32
LTC491, Low Power RS485 Interface Transceiver		5-40
LT580, Precision Reference	'90DB	3-121
LT581, Precision Reference	'90DB	3-121
LT685, High Speed Comparator	'90DB	6-5
LTC690, Microprocessor Supervisory Circuit		9-4
LTC691, Microprocessor Supervisory Circuit	a.l.e	9-4
LTC694, Microprocessor Supervisory Circuit		9-4
LTC695, Microprocessor Supervisory Circuit		9-4
LTC699, Microprocessor Supervisory Circuit		9-18
LT1001, Precision Op Amp	'90DB	2-11
LT1001CS8, Precision Op Amp	'90DB	2-23
LT1002, Dual, Matched Precision Op Amp	'90DB	2-25
LT1003, 5 Volt, 5 Amp Voltage Regulator	'90DB	4-9
LT1004, Micropower Voltage Reference		3-17
LT1004CS8-1.2, Micropower Voltage Reference		3-25
LT1004CS8-2.5, Micropower Voltage Reference		3-25
LT1005, Logic Controlled Regulator		4-17
LT1006, Precision, Single Supply Op Amp	'90DB	2-41
LT1006S8, Precision, Single Supply Op Amp		2-53
LT1007, Low Noise, High Speed Precision Op Amp		
LT1007CS, Low Noise, High Speed Precision Op Amp		
LT1007CS8, Low Noise, High Speed Precision Operational Amplifier		
LT1008, Picoamp Input Current, Microvolt Offset, Low Noise Op Amp		
LT1009 Series, 2.5 Volt Reference		
LT1009S8, 2.5 Volt Reference		3-31
LT1010, Fast ±150mA Power Buffer		2-85
LT1011, Voltage Comparator		
LT1012, Picoamp Input Current, Microvolt Offset, Low Noise Op Amp		
LT1012S8, Picoamp Input Current, Microvolt Offset, Low Noise Op Amp		
LT1013, Dual Precision Operational Amplifier		
LT1014, Quad Precision Operational Amplifier		
LT1015, High Speed Dual Line Receiver		
LT1016, Ultra Fast Precision Comparator		
LT1016CS8, Ultra Fast Precision Comparator		
LT1017, Micropower Dual Comparator		
LT1017CS, Micropower Dual Comparator		
LT1017CS8, Micropower Dual Comparator		10-6



LT1018, Micropower Dual Comparator	.'90DB	6-45
LT1018CS, Micropower Dual Comparator	.'90DB	6-53
LT1018CS8, Micropower Dual Comparator		10-6
LT1019, 2.5V, 4.5V, 5.0V, 10.0V, Precision References		
LT1020, Micropower Regulator and Comparator	.'90DB	4-29
LT1020CS, Micropower Regulator and Comparator		4-45
LT1021, 5.0V, 7.0V, 10.0V, Precision References	.'90DB	3-41
LT1021DCS8, 5.0V, 7.0V, 10.0V, Precision References	.'90DB	3-57
LT1022, High Speed, Precision JFET Input Op Amp		
LT1024, Dual, Matched Picoampere, Microvolt Input, Low Noise Op Amp		
LT1025, Micropower Thermocouple Cold Junction Compensator	.'90DB	11-7
LT1026, Voltage Converter	.'90DB	5-3
LT1027, Precision 5V Reference		7-6
LT1028, Ultra-Low Noise Precision High Speed Op Amp	.'90DB	2-161
LT1028CS, Ultra-Low Noise Precision High Speed Op Amp	.'90DB	2-177
LT1028CS8, Ultra-Low Noise Precision High Speed Operational Amplifier		
LT1029, 5V Bandgap Reference	.'90DB	3-61
LT1030, Quad Low Power Line Driver		
LT1030CS, Quad Low Power Line Driver	.'90DB	10-9
LT1031, Precision 10V Reference	.'90DB	3-65
LT1032, Quad Low Power Line Driver	.'90DB	10-11
LT1033, 3A Negative Adjustable Regulator	.'90DB	4-49
LT1034-1.2, Micropower Dual Reference	.'90DB	3-77
LT1034-2.5, Micropower Dual Reference	.'90DB	3-77
LT1034CS8-1.2, Micropower Dual Reference	.'90DB	3-81
LT1034CS8-2.5, Micropower Dual Reference	.'90DB	3-81
LT1035, Logic Controlled Regulator	.'90DB	4-57
LT1036, Logic Controlled Regulator	.'90DB	4-69
LT1037, Low Noise, High Speed Precision Op Amp	.'90DB	2-57
LT1037CS, Low Noise, High Speed Precision Op Amp	.'90DB	2-69
LT1037CS8, Low Noise, High Speed Precision Operational Amplifier		2-16
LT1038, 10 Amp Positive Adjustable Voltage Regulator		
LT1039, RS232 Driver/Receiver with Shutdown	.'90DB	10-19
LTC1040, Dual Micropower Comparator	.'90DB	6-57
LTC1041, BANG-BANG Controller	.'90DB	6-69
LTC1042, Window Comparator	.'90DB	6-77
LTC1043, Dual Precision Instrumentation Switched Capacitor Building Block	.'90DB	11-15
LTC1043CS, Dual Precision Instrumentation Switched Capacitor Building Block		
LTC1044, Switched Capacitor Voltage Converter	.'90DB	5-9
LTC1044CS8, Switched Capacitor Voltage Converter		
LTC1045, Programmable Micropower Hex Translator/Receiver/Driver		
LTC1046, 50mA Switched Capacitor Voltage Converter		
LTC1047, Dual Micropower Zero Drift Operational Amplifier with Internal Capacitors		.2-292
LTC1049, Low Power Zero Drift Operational Amplifier with Internal Capacitors		.2-299
LTC1050, Precision Zero Drift Op Amp with Internal Capacitors	.'90DB	2-181



LTC1051, Dual Precision Zero Drift Operational Amplifier with Internal Capacitors	2-306
LTC1052, Zero Drift Op Amp	B 2-197
LTC1052CS, Zero Drift Op Amp	B 2-217
LTC1053, Quad Precision Zero Drift Operational Amplifier with Internal Capacitors	
LT1054, Switched Capacitor Voltage Converter with Regulator	B 5-23
LT1054CS, Switched Capacitor Voltage Converter with Regulator	B 5-35
LT1054IS, Switched Capacitor Voltage Converter with Regulator	
LT1055, Precision, High Speed, JFET Input Op Amp	B 2-219
LT1055S8, Precision, High Speed, JFET Input Op Amp	
LT1056, Precision, High Speed, JFET Input Op Amp	B 2-219
LT1056S8, Precision, High Speed, JFET Input Op Amp	B 2-231
LT1057, Dual JFET Input Precision, High Speed Op Amp	B 2-235
LT1057IS, Dual JFET Input Precision High Speed Op Amp	2-41
LT1057IS8, Dual JFET Input Precision High Speed Op Amp	2-44
LT1057S, Dual JFET Input Precision High Speed Op Amp	
LT1057S8, Dual JFET Input Precision High Speed Op Amp	
LT1058, Quad JFET Input Precision, High Speed Op Amp	B 2-235
LT1058IS, Quad JFET Input Precision High Speed Op Amp	
LT1058S, Quad JFET Input Precision High Speed Op Amp	2-41
LTC1059, High Peformance Switched Capacitor Universal Filter	DB 7-3
LTC1059CS, High Performance Switched Capacitor Universal Filter)B 7-11
LTC1060, Universal Dual Filter Building Block	DB 7-15
LTC1060CS, Universal Dual Filter Building Block	DB 7-35
LTC1061, High Performance Triple Universal Filter Building Block	DB 7-39
LTC1061CS, High Performance Triple Universal Filter Building Block	DB 7-55
LTC1062, 5th Order Lowpass Filter	
LTC1062CS, 5th Order Lowpass Filter	
LTC1063, Low Offset , Clock Tunable 5th Order Butterworth Lowpass Filter	13-21
LTC1064, Low Noise, Fast, Quad Universal Filter Building Block	DB 7-73
LTC1064-1, Low Noise, 8th Order, Clock Sweepable Elliptic Lowpass Filter	IB 7-89
LTC1064-2, Low Noise, High Frequency, 8th Order Butterworth Lowpass Filter	
LTC1064-3, Low Noise, High Frequency, 8th Order Linear Phase Lowpass Filter	
LTC1064-4, Low Noise, 8th Order, Clock Sweepable Cauer Lowpass Filter	8-21
LTC1064-7, Linear Phase, Group Delay Equalized, 8th Order Lowpass Fliter	
LT1070, 5A High Efficiency Switching Regulator'90D	
LT1071, 2.5A High Efficiency Switching Regulator'90C	
LT1072, 1.25A High Efficiency Switching Regulator	
LT1073, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V	
LT1074, Step-Down Switching Regulator	
LT1076, Step-Down Switching Regulator	
LT1076-5, 5V Step-Down Switching Regulator	
LT1077, Micropower, Single Supply, Precision Operational Amplifier	
LT1078, Micropower, Dual, Single Supply, Precision Operational Amplifier	
LT1079, Micropower, Quad, Single Supply, Precision Operational Amplifier	
LT1080, Advanced Low Power 5V RS232 Dual Driver/Receiver	B 10-43



LT1080CS, 5V Powered RS232 Driver/Receiver with Shutdown	'90DB	10-51
LT1081, Advanced Low Power 5V RS232 Dual Driver/Receiver	'90DB	10-43
LT1081CS, 5V Powered RS232 Driver/Receiver with Shutdown		
LT1082, 1A High Voltage High Efficiency Switching Regulator		.13-29
LT1083, 7.5A Low Dropout Positive Adjustable Regulator		
LT1083-5, 7.5A Low Dropout Positive Fixed 5V Regulator		
LT1083-12, 7.5A Low Dropout Positive Fixed 12V Regulator	'90DB	4-101
LT1084, 5A Low Dropout Positive Adjustable Regulator	'90DB	4-89
LT1084-5, 5A Low Dropout Positive Fixed 5V Regulator		
LT1084-12, 5A Low Dropout Positive Fixed 12V Regulator	'90DB	4-101
LT1085, 3A Low Dropout Positive Adjustable Regulator	'90DB	4-89
LT1085-5, 3A Low Dropout Positive Fixed 5V Regulator	'90DB	4-101
LT1085-12, 3A Low Dropout Positive Fixed 12V Regulator	'90DB	4-101
LT1086, 1.5A Low Dropout Positive Adjustable Regulator	'90DB	4-113
LT1086-5, 1.5A Low Dropout Positive Fixed 5V Regulator	'90DB	4-113
LT1086-12, 1.5A Low Dropout Positive Fixed 12V Regulator	'90DB	4-113
LT1087, Adjustable Low Dropout Regulator with Kelvin-Sense Inputs	T30.1550.0	4-56
LT1088, Wideband RMS-DC Converter Building Block		
LT1089, High Side Switch	'90DB	11-45
LTC1090, Single Chip 10-Bit Data Acquisition System	'90DB	9-5
LTC1091, 1-Channel, 10-Bit Serial I/O Data Acquisition System	'90DB	9-29
LTC1092, 2-Channel, 10-Bit Serial I/O Data Acquisition System	'90DB	9-29
LTC1093, 6-Channel, 10-Bit Serial I/O Data Acquisition System	'90DB	9-29
LTC1094, 8-Channel, 10-Bit Serial I/O Data Acquisition System	'90DB	9-29
LTC1095, Complete 10-Bit Data Acquisition System with On Board Reference		
LTC1096, Micropower, Sampling 8-Bit Serial I/O A/D Converter		.13-33
LT1097, Low Cost, Low Power Precision Operational Amplifier		2-74
LTC1098, Micropower, Sampling 8-Bit Serial I/O A/D Converter		.13-33
LTC1099, High Speed 8-Bit A/D Converter with Built-In Sample-and-Hold		
LTC1100, Precision, Zero Drift Instrumentation Amplifier	M.y	3-4
LT1101, Precision, Micropower, Single Supply Instrumentation Amplifier (Fixed Gain = 10 or 100)		
LT1102, High Speed, Precision, JFET Input Instrumentation Amplifier (Fixed Gain = 10 or 100)		
LT1103, Off-Line Switching Regulator		
LT1105, Off-Line Switching Regulator		
LT1108, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V		
LT1109, Flash Memory Vpp Generator/Low Cost DC-to-DC Converter		
LT1109A, Micropower Low Cost DC-to-DC Converter Adjustable and Fixed 5V, 12V		
LT1110, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V, High Frequency		
LT1111, Micropower DC-to-DC Converter Adjustable and Fixed 5V, 12V, High Frequency		
LT1112, Dual Low Power Precision, Picoamp Input Operational Amplifier		
LT1114, Quad Low Power Precision, Picoamp Input Operational Amplifier		
LT1115, Ultra-Low Noise, Low Distortion, Audio Operational Amplifier		
LT1116, 12ns, Single Supply Ground-Sensing Comparator		
LT1117, 800mA Low Dropout Positive Regulators; Adjustable and Fixed 2.85V, 5V		
LT1120, Micropower Regulator with Comparator and Shutdown	'90DB	4-125



The second secon	12.46
LT1121-5, Micropower Low Dropout Regulator	13-40
LT1123, 5V Low Dropout Regulator Driver	4-/0
LT1123-2.85, Low Dropout Regulator Driver for SCSI-2 Active Termination	13-40
LT1124, Dual Low Noise, High Speed Precision Operational Amplifier	2-94
LT1125, Quad Low Noise, High Speed Precision Operational Amplifier	
LT1126, Dual Decompensated Low Noise, High Speed Precision Operational Amplifier	
LT1127, Quad Decompensated Low Noise, High Speed Precision Operational Amplifier	
LT1128, Unity Gain Stable Ultra-Low Noise Precision LT1028 Type Operational Amplifier	13-50
LT1129-2.85, 500mA Low Iq Low Dropout Regulator	
LT1129-3.3, 500mA Low Iq Low Dropout Regulator	
LT1129-5, 500mA Low Iq Low Dropout Regulator	
LT1130, 5-Driver/5-Receiver RS232 Transceiver	
LT1131, 5-Driver/4-Receiver RS232 Transceiver with Shutdown	
LT1132, 5-Driver/3-Receiver RS232 Transceiver	
LT1133, 3-Driver/5-Receiver RS232 Transceiver	
LT1134, 4-Driver/4-Receiver RS232 Transceiver	
LT1135, 5-Driver/3-Receiver RS232 Transceiver without Charge Pump	
LT1136, 4-Driver/5-Receiver RS232 Transceiver with Shutdown	
LT1137, 3-Driver/5-Receiver RS232 Transceiver with Shutdown	
LT1137A, Advanced Low Power 5V RS232 Transceiver with Small Capacitors	
LT1138, 5-Driver/3-Receiver RS232 Transceiver with Shutdown	
LT1139, 4-Driver/4-Receiver RS232 Transceiver with Shutdown	
LT1140, 5-Driver/3-Receiver RS232 Transceiver without Charge Pump	
LT1141, 3-Driver/5-Receiver RS232 Transceiver without Charge Pump	
LTC1150, ±15V Zero Drift Operational Amplifier with Internal Capacitors	2-321
LTC1151, Dual ±15V Zero Drift Operational Amplifier with Internal Capacitors	13-56
LTC1155, Dual High Side Micropower N-Channel MOSFET Driver with Internal Charge Pump	
LTC1156, Quad High Side Micropower N-Channel MOSFET Driver with Internal Charge Pump	
LT1158, Half Bridge N-Channel Power MOSFET Driver	4-102
LTC1164, Low Power, Low Noise, Quad Universal Filter Building Block	
LTC1164-5, Low Power, Clock Tunable 8th Order Butterworth Lowpass Filter	13-58
LTC1164-6, Low Power, Clock Tunable 8th Order Elliptic Lowpass Filter	
LTC1164-7, Linear Phase, Group Delay Equalized, 8th Order Lowpass Fliter	
LT1170, 5A High Efficiency 100kHz Switching Regulator	
LT1171, 2.5A High Efficiency 100kHz Switching Regulator	
LT1172, 1.25A High Efficiency 100kHz Switching Regulator	
LT1173, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V	
LT1178, 17µA Max, Dual, Single Supply, Precision Operational Amplifier	
LT1179, 17µA Max, Quad, Single Supply, Precision Operational Amplifier	
LT1180, Advanced Low Power 5V RS232 Dual Driver/Receiver with Small Capacitors	
LT1181, Advanced Low Power 5V RS232 Dual Driver/Receiver with Small Capacitors	
LT1185, Low Dropout Regulator with Adjustable Current Limit	
LT1188, 1.5A High Side Switch	
LT1190, Ultra High Speed Operational Amplifier (Av ≥ 1)	
LT1191, Ultra High Speed Operational Amplifier (Av ≥ 1)	
, , , , , , , , , , , , , , , , , , , ,	



LT1192, Ultra High Speed Operational Amplifier (Av ≥ 5)	2-148
LT1193, Video Difference Amplifier, Adjustable Gain	2-159
LT1194, Video Difference Amplifier, Gain of 10	2-171
LTC1196, 8-Bit, 600ns, 1.3MHz Sampling A/D Converter	13-64
LTC1198, 8-Bit, 600ns, 1.3MHz Sampling A/D Converter	
LT1200, Low Power High Speed Operational Amplifier	2-182
LT1217, Low Power High Speed Current Feedback Amplifier	
LT1220, Very High Speed Operational Amplifier (Av ≥ 1)	
LT1221, Very High Speed Operational Amplifier (Av ≥ 4)	
LT1222, Low Noise, Very High Speed Operational Amplifier (Av ≥ 10)	
LT1223, 100MHz Current Feedback Amplifier	
LT1224, Very High Speed Operational Amplifier (Av ≥ 1)	
LT1225, Very High Speed Operational Amplifier (Av ≥ 5)	2-245
LT1226, Low Noise Very High Speed Operational Amplifier (Av ≥ 25)	2-253
LT1227, 140MHz Video Current Feedback Amplifier	13-65
LT1228, 100MHz Current Feedback Amplifier with DC Gain Control	2-261
LT1229, Dual 100MHz Current Feedback Amplifier	2-280
LT1230, Quad 100MHz Current Feedback Amplifier	
LTC1232, Microprocessor Supervisory Circuit	
LTC1235, Microprocessor Supervisory Circuit with Conditional Battery Backup	9-29
LT1237, 5V RS232 Transceiver with Advanced Power Management and One Receiver Active in SHU	JTDOWN13-76
LT1241, High Speed Current Mode Pulse Width Modulator	
LT1242, High Speed Current Mode Pulse Width Modulator	4-122
LT1243, High Speed Current Mode Pulse Width Modulator	4-122
LT1244, High Speed Current Mode Pulse Width Modulator	4-122
LT1245, High Speed Current Mode Pulse Width Modulator	4-122
LT1246, 1MHz Off-Line Current Mode PWM	4-134
LTC1250, Very Low Noise Zero Drift Bridge Amplifier	13-80
LTC1264-7, Linear Phase, Group Delay Equalized, 8th Order Lowpass Filter	13-84
LT1270, 8A High Efficiency Switching Regulator	4-290
LT1270A, 10A High Efficiency Switching Regulator	4-290
LT1271, 4A High Efficiency Switching Regulator	13-88
LTC1272, 12-Bit, 3µs, 250kHz Sampling A/D Converter	6-6
LT1280, Advanced Low Power 5V RS232 Dual Driver/Receiver	
LT1281, Advanced Low Power 5V RS232 Dual Driver/Receiver	
LTC1287, 3V Single Chip 12-Bit Data Acquisition System	6-25
LTC1289, 3V Single Chip 12-Bit Data Acquisition System	
LTC1290, Single Chip 12-Bit Data Acquisition System	6-67
LTC1291, Single Chip 12-Bit Data Acquisition System	13-92
LTC1292, Single Chip 12-Bit Data Acquisition System	
LTC1293, Single Chip 12-Bit Data Acquisition System	
LTC1294, Single Chip 12-Bit Data Acquisition System	
LTC1296, Single Chip 12-Bit Data Acquisition System	
LT1330, 5V RS232 Transceiver with 3V Logic Interface and One Receiver Active in SHUTDOWN	
LT1431, Programmable Reference	7-13



LT1432, 5V High Efficiency Step-Down Switching Regulator Controller		. 4-145
LTC1485, High Speed RS485 Interface Transceiver		
LT1524, Regulating Pulse Width Modulator	'90DB	5-85
LT1525A, Regulating Pulse Width Modulator		5-97
LT1526, Regulating Pulse Width Modulator		5-105
LT1527A, Regulating Pulse Width Modulator	'90DB	5-97
LT1846, Current Mode PWM Controller		5-113
LT1847, Current Mode PWM Controller		5-113
LT3524, Regulating Pulse Width Modulator	'90DB	5-85
LT3525A, Regulating Pulse Width Modulator		5-97
LT3526, Regulating Pulse Width Modulator	'90DB	5-105
LT3527A, Regulating Pulse Width Modulator	'90DB	5-97
LT3846, Current Mode PWM Controller	'90DB	5-113
LT3847, Current Mode PWM Controller	'90DB	5-113
LTC7652, Chopper Stabilized Op Amp		2-197
LTC7660, Switched Capacitor Voltage Converter		5-9
LTK001, Thermocouple Cold Junction Compensator and Matched Amplifier		11-3
LTZ1000, Ultra Precision Reference		3-9
LTZ1000A, Ultra Precision Reference		3-9
OP-05, Internally Compensated Op Amp		2-321
OP-07, Precision Op Amp	'90DB	2-329
OP-07CS8, Precision Op Amp	'90DB	2-337
OP-15, Precision, High Speed JFET Input Op Amp	'90DB	2-341
OP-16, Precision, High Speed JFET Input Op Amp		2-341
OP-27, Low Noise, Precision Op Amp		
OP-37, Low Noise, High Speed Op Amp	'90DB	2-345
OP-215, Dual Precision JFET Input Op Amp	'90DB	2-275
OP-227, Dual Matched, Low Noise Op Amp	'90DB	2-357
OP-237, Dual High Speed, Low Noise Op Amp		
OP-270, Dual Low Noise, Precision Operational Amplifier		
OP-470, Quad Low Noise, Precision Operational Amplifier		
REF-01, Precision Voltage Reference		
REF-02, Precision Voltage Reference		
SG1524, Regulating Pulse Width Modulator		
SG1525A, Regulating Pulse Width Modulator		
SG1527A, Regulating Pulse Width Modulator		5-97
SG3524, Regulating Pulse Width Modulator		5-85
SG3524S, Regulating Pulse Width Modulator		5-93
SG3525A, Regulating Pulse Width Modulator		5-97
SG3527A. Regulating Pulse Width Modulator	'90DB	5-97



ALPHANUMERIC SOLON



NDEX

SYTHENS !

SECTION 1—GENERAL MONTANION MONTANIO

1





SECTION 1—GENERAL INFORMATION

INDEX	1-2
GENERAL ORDERING INFORMATION	1-3
ALTERNATE SOURCE CROSS DEEDENCE CHIDE	4 /





GENERAL ORDERING INFORMATION

I. ORDER ENTRY

Orders for products contained herein should be directed to: LINEAR TECHNOLOGY CORPORATION, 1630 McCarthy Boulevard, Milpitas, California 95035. Phone: 408-432-1900.

II. ORDERING INFORMATION

Minimum order value is \$2000.00 per order; minimum value per line item is \$500.00.

Each item must be ordered using the complete part number exactly as listed on the data sheet.


F.O.B.: Milpitas, California.

III. RELIABILITY PROGRAMS

Linear Technology Corporation currently offers the following Reliability Programs:

- A. JAN QPL devices.
- B. DESC drawings.
- C. MIL-STD-883, Level B, latest revision for all military temperature range devices.
- D. "R-Flow" Burn-In Program for commercial temperature range devices. Consult Factory regarding burn-in program.
- E. Radiation Hardened (RH) products.

IV. PART NUMBER EXPLANATION



V. PACKAGE SUFFIX EXPLANATION

Letter Designator	Description
D8	8-Lead Side Brazed Hermetic DIP
*8.1-0+ D TJ	14, 16, 18, 20, and 24-Lead Side Brazed Hermetic DIP
Н	Multi-Lead Metal Can
J8	8-Lead Ceramic DIP
os an J eni	14, 16, 18, and 20-Lead Ceramic DIP
K	TO-3 Metal Can (Steel)
M	3-Lead DD package Molded
N8	8-Lead Molded DIP
N	14, 16, 18, 20, 24, and 28-Lead Molded DIP
P	3-Lead TO-3P Molded
Q	5-Lead DD package Molded
R	7-Lead DD package Molded
S8	8-Lead Small Outline (SO) package

(Note 1)

Letter Designator Description

LT are improved or proprietary devices LTC indicates proprietary CMOS devices RH indicates LTC's radiation hardened devices

S	14, 16, 18, 20, 24, and 28-Lead Small
	Outline (SO) package (Note 1, 2)
ST	SOT-223 Molded
T	3 and 5-Lead TO-220 Molded
W	10-Lead Flatpack (Cerpak)
Y	7-Lead TO-220 Molded
Z	3-Lead TO-92 Molded

- Note 1: Pinout and electrical specifications may differ from standard commercial grade N8 package. See SO data sheet for specific information.
- Note 2: These devices are delivered in either 150 MIL (SO) or 300 MIL (SO-L) wide packages depending on device die size. See specific SO data sheet for pin counts and package dimensions.





ALTERNATE SOURCE CROSS REFERENCE GUIDE

P/N	LTC DIRECT REPL	P/N	LTC DIRECT REPL	P/N	LTC DIRECT REPL	P/N	LTC DIRECT REF
AD101A	LM101A	ADS7800	LTC1272**	LF355A	LF355A	LM185BX-2.5	LT1034BM-2.5*
AD232	LTC1081*	CMP01	LT1011**	THE POST OF THE PARTY OF THE PA	LT1055AC*	LM185BY-1.2	LT1034M-1.2*
AD235	LT1130**	CMP02	LT1011**	LF356A	LF356A	LM185BY-2.5	LT1034M-2.5*
AD235	LT1138**	DG201A	LTC201	21 000/1	LT1056AC*	LM196	LT1034M**
	L11130				LT1022AC*	LM199	LM199
AD238	LT1139**	DG202	LTC202	1.5057			LM199A
AD239	LT1137**	DS1232	LTC1232	LF357	LT1022*	LM199A	
AD241	LT1136**	DS3695	LTC485*	LF398	LF398	LM199A-20	LM199A-20
AD381	LT1022**	EL2020	LT1223*	LF398A	LF398A	LM234-3	LM234-3
AD510J	OP07E*	EL2028	LT1220**	LF400	LT1122DC	LM234-6	LM234-6
	LT1001C*	EL2029	LT1221**		LT1122CC	LM308A	LM308A
AD510K	LT1001AC*	EL2030	LT1223**	LF400A	LT1122BC	California	LT1008C*
AD510L	LT1001AC*	EL2038	LT1222**		LT1122AC	LM311	LM311
AD510S	OP07A*	EL2039	LT1222**	LH0002	LT1010M**	A STATE OF S	LT311A*
100100	LT1001AM*	EL2040	LT1222**	LH0044	LT1001M*	MUNELLURY	LT1011C*
DE47	OP07**	EL2040	LT1220**	LH0070	LH0070	LM317	LM317
AD517				LH0070		LIVISTA	
	LT1001**	EL2120	LT1190*, LT1223**	1110100	LT1031M*	1.140471114	LT317A*
AD518	LM118**	EL2130	LT1223**	LH2108	LH2108	LM317HV	LM317HV
	LT118A**	EL2232	LT1229**	LH2108A	LH2108A		LT317AHV*
AD524	LT1101**	HA2500	LT1220**	LM10	LM10	LM317KC	LM317T
AD536	LT1088**	HA2502	LT1220**	LM10B	LM10B	Samuel Bridge only	LM317AT*
AD580	LT580	HA2505	LT1220**	LM10C	LM10C	LM318	LM318
D581	LT581	HA2510	LT118A**	LM101A	LM101A	and of our of the	LT318A*
- ANIME INDIVI	LT1031**		LM118**	LM107	LM107	LM319	LM319
D586	LT1027*	HA2512	LT118A**	LM108	LM108	LIVIO 10	LT319A*
ND586 ND589	LT1027 LT1034**	IMEDIE	LM118A**	LIVITOO	LT1008M*	LM323	LM323
		HADE45		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	LM108A	LIVIOZO	LT323A*
D636	LT1088**	HA2515	LT318A**	LM108A		MALMAS HS	
D637	LT1088**		LM318**		LT1008M*	111000	LT1003C**
D642	LT1057**	HA2520	LT1220**	LM111	LM111	LM329A	LM329A
D647	LT1057**	HA2541	LT1220**		LT111A*	LM329B	LM329B
D705	LT1097	HA2544	LT1224**		LT1011M*	LM329C	LM329C
D707	LT1097	HA5004	LT1223**	LM112	LT1012M*	LM329D	LM329D
D711	LT1056**	HA5130-2	OP07A	LM113	LT1004M-1.2*	LM333	LT1033C*
D712	LT1057**	11101002	LT1001AM*	LM117	LM117	LM333A	LT1033C
D713	LT1058**	HA5130-5	OP07E	LIVITI	LT117A*	LM334	LM334
D736	LT1088**	11/10/100	LT1001C*	LM117HV	LM117HV	LM336-2.5	LM336
	LT1088**	HA5135-2	OP07	LIVITIZITY	LT117AHV*	LIVI000-2.0	LT1009C*
AD737		HA5135-2		1.14440	LM118	LM336-5	LT1009C*
AD744	LT1122		LT1001M*	LM118			
AD790	LT1016**	HA5135-5	OP07C		LT118A*	LM336B-2.5	LM336B
AD821	LT1006**		LT1001C*	LM119	LM119		LT1009C*
AD822	LT1013**	HAOP07	OP07		LT119A*	LM337	LM337
AD824	LT1014**		LT1001M*	LM123	LM123		LT337A*
AD840	LT1222**	HAOP07A	OP07A		LT123A*		LT1033C*
AD841	LT1220**		LT1001AM*		LT1003M*	LM337HV	LM337HV
ND842	LT1221**	HAOP07C	OP07C	LM124	LT1014M*		LT337AHV*
D844	LT1223**	10101010	LT1001C*	LM129A	LM129A	LM338	LM338
D845	LT1122	HAOP07E	OP07E	LM129B	LM129B	LIVIOOO	LT338A*
		HAUFU/E				LMOEO	
D846	LT1223**	101 000	LT1001C*	LM129C	LM129C	LM350	LM350
D847	LT1224**, LT1190**	ICL232	LT1081	LM133	LT1033M*	1 1 1000 5 0	LT350A*
D848	LT1225**, LT1191**	ICL7650	LTC1050*	LM134	LM134	LM368-5.0	LT1019AC-5*
D849	LT1226**, LT1192** LTC1272**	Charlebon	LTC1052**	LM134-3	LM134-3	LM368-10.0	LT1019C-10**
D7572		ICL7652	LTC7652	LM134-6	LM134-6	LM368Y-5.0	LT1019AC-5*
D7820	LTC1099*	DULTURE SA	LTC1052*	LM136-2.5	LT136-2.5	LM368Y-10.0	LT1019C-10**
D9617	LT1223**	ICL7660	LTC1044*		LT1009M*	LM385-1.2	LM385-1.2
D9618	LT1223**	man and an analysis	LTC1054**	LM136-5	LT1029M**	PANE VISIT	LT1004C-1.2*
D9686	LT1016**	ICL8069C	LM385-1.2	LM136A	LM136A	LM385-2.5	LM385-2.5
DC032	LTC1091	.5200000	LT1004C-1.2*	LITTOON	LT1009M*	2111000 2.0	LT1004C-2.5*
DC032	LTC1091	ICL8069M	LM185-1.2	LM137	LM137	LM385BX-1.2	LT1004C-2.5 LT1034BC-1.2*
		IOLO009W		LIVI 137			
DG201A	LTC201A	15455	LT1004M-1.2*	1000000	LT137A	LM385BX-2.5	LT1034BC-2.5*
DG202	LTC202	LF155	LF155	11107101	LT1033M**	LM385BY-1.2	LT1034C-1.2*
DG221	LTC221	108	LT1055M	LM137HV	LM137HV	LM385BY-2.5	LT1034C-2.5*
DG222	LTC222	rote II.	LT1055M*		LT137AHV*	LM396	LT1038C**
DOP07	OP07	LF155A	LF155A	LM138	LM138	LM399	LM399
	LT1001M*	- 91	LT1055AM		LT138A*	LM399A	LM399A
DOP07A	OP07A	9.457	LT1055AM*	LM148	LT1014M*	LM399A-20	LM399A-20
	LT1001AM*	LF156	LF156	LM150	LM150	LM399A-50	LM399A-50
DOP07C	OP07C	2, 100	LT1056M	2	LT150A*	LM1524	SG1524
DOFUTO				IMIEO		LIVI 1324	
DODOTO	LT1001C*		LT1056M*	LM158	LT1013M*	1.140575	LT1524*
DOP07D	OP07D	The second second	LT1022M*	LM168BY-5.0	LT1019M-5**	LM2575	LT1076**
	LT1001C*	LF156A	LF156A	LM168BY-10.0		LM2576	LT1074**
DOP07E	OP07E	mind can accend	LT1056AM	LM185-1.2	LM185-1.2	LM2577	LT1071**
	LT1001C*		LT1056AM*		LT1004M-1.2*	LM2935	LT1005**
DOP27	OP27		LT1022AM*	LM185-2.5	LM185-2.5	LM2940	LT1086**
		1 5100			LT1004M-2.5*	LM3524	SG3524
	LT1007**	LF198	LF198				

^{*}LTC Improved Replacement: 100% Pin-for-pin compatible with better electrical specifications.
**Similar Device: Please consult the data sheet to determine the suitability of the replacement for specific applications.



ALTERNATE SOURCE CROSS REFERENCE GUIDE

P/N I	LTC DIRECT REPL	P/N	LTC DIRECT REPL	P/N	LTC DIRECT REPL	P/N	LTC DIRECT REI
LP2950-5 I	LT1117-5**	OP05C	OP05C	OP37C	OP37C	OP470G	OP470G
	LT1120**		LT1001C*		LT1037M*		LT1125C*
	LTC486	OP05E	OP05E	OP37E	OP37E	OP490	LT1079**
	LTC487	OI OOL	LT1001C*	OFOTE	LT1037AC*	PM108	LM108
	LTC485	OP07	OP07	OP37F	OP37E	TIVITOO	LT1008M*
		OF07		OF3/F	LT1037C*	PM108A	LM108A
	LTC1272**	0007/7440	LT1001M*	00070		PIVITUBA	
	LTC1272**	OP07/714C	OP07C	OP37G	OP37G	D14455	LT1008M*
MAX232	LT1081*		LT1001C*		LT1037C*	PM155	LF155
MAX235	LT1130**	OP07/714D	OP07D	OP42A	LT1122DM	- C	LT1055M*
	LT1138**		LT1001C*		LT1122CM	PM155A	LF155A
MAX238 I	LT1139**	OP07/714E	OP07E	OP42E	LT1122BC	101	LT1055M*
MAX239 I	LT1137**		LT1001C*		LT1122AC	PM156	LF156
	LT1136**	OP07A	OP07A	OP42F	LT1122DC	0	LT1056M*
	LT1001		LT1001AM*		LT1122CC	PM156A	LF156A
	LTC1150*	OP07C	OP07C	OP42G	LT1122DC	1 11110011	LT1056M*
	LTC1150**	01 07 0	LT1001C*	AT AT	LT1122CC	PM308A	LM308A
		OP07E	OP07E	OP77A	LT1001AM**	LINIOON	LT1008C*
	LT1229	OPU/E				DIMOTEA	
	LTC1150		LT1001C*	OP77B	LT1001M**	PM355A	LF355A
	LTC1150**	OP10	LT1002M*	OP77E	LT1001AC**		LT1055C*
	LT1077*	OP10A	LT1002AM*	OP77F	LT1001C**	PM356A	LF356A
	LT1173**	OP10C	LT1002C*	OP77G	LT1001C**	A.C.	LT1056C*
MAX631 I	LT1173-5**	OP10E	LT1002C	OP97A	LT1012AM	PM1008	LT1008
	LT1173-12**	OP11	LT1014*	OP97E	LT1012AC*	PM1012	LT1012
	LT1173**	OP12A	LT1012M*	OP97F	LT1012D*	PM1558	LT1013M*
	LT1173**	OP12B	LT1012M*		LT1097*	PM2108	LH2108
	LT1173-5**	OP12C	LT1012M*	OP160	LT1223**	PM2108A	LH2108A
	LT1173-3**	OP12E	LT1012C*	OP177B	LT1001AM/883	RC714CH	OP07C
						NC/14CH	
	LT1173**	OP12F	LT1012C*	OP177F	LT1001AC	DOT! 1511	LT1001C*
	LT1173-5**	OP12G	LT1012C*	OP177G	LT1001C	RC714EH	OP07E
MAX641 l	LT1173-5**	OP14	LT1013**		LT1097C	P31	LT1001C*
	LT1173-12**	OP15A	OP15A	OP207A	LT1002M*	REF01	REF01
MAX643	LT1173**		LT1055AM*	OP207B	LT1002M*	, AGA	LT1019M-10*
MAX654 I	LT1073-5	OP15B	OP15B	OP207E	LT1002C*	- Aris	LT1021-10**
MAX655	LT1173-5**		LT1055M	OP207F	LT1002C*	REF01A	REF01A
MAX656	LT1073-5**	OP15C	OP15C	OP215A	OP215A	8530	LT1021-10**
	LT1073**		LT1055M*		LT1057AM*	REF01C	REF01C
	LT1173-5**	OP15E	OP15E	OP215B	OP215A*	TAR THE	LT1019C-10*
	LT1173-5**	01 102	LT1055AC*	OLTIOD	LT1057AM*	124	LT1021-10**
	LT1054	OP15F	OP15F	OP215C	OP215C	REF01E	REF01E
	LT1034 LT1026**	OF ISI	LT1055C*	012130	LT1057M*	HEFUIL	LT1021-10**
		OP15G		OP215E		DEECALL	L11021-10
	LTC690	OP15G	OP15G	UP215E	OP215E	REF01H	REF01H
	LTC691		LT1055C*		LT1057C*	1000	LT1019C-10*
	LTC694	OP16A	OP16A	OP215F	OP215E*	(2) (2)	LT1021-10**
	LTC695		LT1056AM*		LT1057C*	REF02	REF02
	LTC699	OP16B	OP16B	OP215G	OP215G	819	LT1019M-5*
MAX1232 I	LTC1232		LT1056M*		LT1057C*	198	LT1021-5**
	LM323T	OP16C	OP16C	OP220	LT1078*	REF02A	REF02A
	LT323AT*		LT1056M*	OP221	LT1013*	85"	LT1021-5**
	LT1019CN8-2.5**	OP16E	OP16E	OP227A	OP227A	REF02C	REF02C
	LT1019CN8-5**	01 102	LT1056AC*	OP227B	OP227A	TILL OLO	LT1019C-5*
	LT1019CN8-10**	OP16F	OP16F	OP227C	OP227C	0.000	
		OFTOF	LT1056C*			DEFOOD	LT1021-5**
	LT1019CN8-2.5*	00400		OP227E	OP227E	REF02D	LT1019C-5*
	LT1019CN8-5*	OP16G	OP16G	OP227F	OP227E	000	LT1021-5**
	LT1019CN8-10*		LT1056C*	OP227G	OP227G	REF02E	REF02E
	LT1013M*	OP27	OP27	OP260	LT1229**		LT1021-5**
	LT1039-16*	OP27A	OP27A	OP270A	OP270A	REF02H	REF02H
MC34166 I	LT1074		LT1007AM*		LT1124AM*	1050	LT1019C-5*
	LTC1059*	OP27B	OP27A	OP270E	OP270E	181	LT1021-5**
	LTC1060		LT1007M	OP270F	OP270E	REF03	LT1019-2.5
	LTC1060*		LT1007M*		LT1124C*	REF43B	LT1019AM-2.5
	LTC1272*	OP27C	OP27C	OP270G	OP270G	REF43F	LT1019AC-2.5
	LTC1099*	31273	LT1007M	012/00	LT1124C*		
				OBOOO		REF43G	LT1019C-2.5
	LT1037	00075	LT1007M*	OP290	LT1078**	RM714H	OP07
	OP37*	OP27E	OP27E	OP400A	LT1014AM**	VIII.	LT1001M*
	LT1037*	00000	LT1007AC*	OP400E	LT1014AC**	RM1558	LT1013M*
	OP37*	OP27F	OP27F	OP400F	LT1014AC**	SE5534	OP37*
	LT1037*		LT1007C*	OP420	LT1079*	064	LT1037*
	LT1013*	OP27G	OP27G	OP421	LT1014*	SE5534A	OP37*
	OP05		LT1007C*	OP470A	OP470A	S. 1 CAG	LT1037*
	LT1001M*	OP37A	OP37A	2	LT1125AM*	SG101A	LM101A
	OP05A	0.077	LT1037AM*	OP470E	OP470E		
	LT1001AM*	ОР37В	OP37A	OP470E OP470F		SG108	LM108
		OF3/B		UP4/0F	OP470E	001001	LT1008M*
	LT1001M*		LT1037M LT1037M*		LT1125C*	SG108A	LM108A LT1008M*

^{*}LTC Improved Replacement: 100% Pin-for-pin compatible with better electrical specifications.
**Similar Device: Please consult the data sheet to determine the suitability of the replacement for specific applications.



ALTERNATE SOURCE CROSS REFERENCE GUIDE

P/N	LTC DIRECT REPL	P/N	LTC DIRECT REPL	P/N LTC DIRECT REPL		P/N LTC DIRECT REF		
SG111	LM111	MICHEL WATER	LT1021-10**	diam'r.	South Ast I	950	igan manun ar i	Total Control
ARL PRINT	LT111A	UC117	LM117	DAME DE			CHAIR FEBRUARY	
	LT1011M*		LT117A*				74147,581	
SG117	LM117	UC137	LM137				The state of the	
G117A	LT117A	00.01	LT137A*				10001112	
G123	LM123	1	LT1033M**				599010	
	LT123A	UC150	LM150				18901	
SG123A		00150					LTC-488	
	LT1003M**	105	LT150A*				101212121	
SG124	LT1014M*	UC317	LM317				**********	
SG137	LT137	1000	LT317A*				Transvil	
G137A	LT137A	UC337	LM337				440,00	
	LT1033M**	Explication of the second	LT337A*	Maria Co.			STATE OF THE PARTY	
G138	LM138	Muss	LT1033C**				The state of the s	
		110050	L11033C				1138	
G138A	LT138A	UC350	LM350				A TELLINA	
G150	LM150	065	LT350A*				***************************************	
G150A	LT150A	UC1524	SG1524	110			HOOTT -	
G311	LM311	dines	LT1524*				100 V 1 1 1 1	
0.00	LT311A*	UC1525A	SG1525A					
	LT1011C*	00102011	LT1525A*				38611-21-3	
G317	LM317	UC1527A	SG1527A				ET1889	
		00132/A					_TC1180	
G317A	LT317A	LIGHT	LT1527A*				T07150T	
G323	LM323	UC1846	LT1846	1 3			11077	
G323A	LT323A	UC1847	LT1847	1			PERMIT	
	LT1003C**	UC2525A	SG3525A				450,000,000	
G337	LM337	0000	LT3525A*				1000	
G337A	LT337A	UC3524	SG3524				21/2/11/11	
GOOTA	LT1033C**	300024	LT3524*				TO THE STATE OF TH	
2000		LICOFOTA					THE THE THE	
G338	LM338	UC3527A	SG3527A				171173-6"	
G338A	LT338A	L KARBARAN	LT3527A*				maga-pa-tra	
G350	LM350	UC3842	LT1242*				17 p.C. 5 7 7	
G350A	LT350A	UC3843	LT1243*				No. 200 1 1 1	
G1524	SG1524	UC3844	LT1244*				100000000000000000000000000000000000000	
a loca	LT1524*	UC3845	LT1245*				6-03111	
G1525A	SG1525A	003043		1			727-671111	
31525A		145		1 18			TEST	
7701-131	LT1525A*	*08					LT1073.5	
G1526	LT1526	120*					T11773-8**	
G1527A	SG1527A	AR AR					*********	
	LT1527A*	11,02,12					February T	
31558	LT1013M*						W4.00 (FE) 1 T	
G3524	SG3524	750					0.01	
00024	LT3524*	100000					100000000000000000000000000000000000000	
005054		1 000					11054	
G3525A	SG3525A	141					7830111	
	LT3525A*	35					TOBBB	
G3526	LT3526	195					16807	
G3527A	SG3527A	1013					A SAME OF A	
	SG3527A*							
	LT3527A*	970					GEOCIT.	
U7E170		1 6/6					EMBO L	
N75172	LTC486*	1000					110,1233	
N75174	LTC487*	187					TESSEM I	
N75176	LTC485*	18		1			TAPORT	
N75186	LT1134**	Art Art					THE CARLESON FORT	
431AP	LT1431*	1		100			Pagaranara	
C04	LM385-1.2	1 100					C-CHICETIII I.I	
SC05	LM385-2.5	01					THOUSENSE IN	
SC170		1 10					2 Z-8N35 10 L	
	LT3846**	31					18-8408167Y.	
SC171	LT3847**	35					101-8M39101T.I	
SC232	LT1080**	York					WEIGHT	
	LT1081**	(A)					191.080.TT	
SC911	LTC1050*	12,123,62		100			100000000000000000000000000000000000000	
SC913	LT1078**	1					100000	
	LTC1051*	1 39					6001017	
SC914	LT1079**	30					099151	
00914	1.704050*	A "URS					TC1000	
ILS DARRI	LTC1053*	00					101272	
SC918	LTC7652**	1000					YDOORE CT	
SC962	LTC1046**	FIGT					CRANC	
C7650	LTC1050	File Street					1000	
SC7652	LTC7652						1810	
2001002	LTC1052	The state of		1			LTTUSY	
07000		- GAPI					0.635	
C7660	LTC1044*	195					TEGET	
SC9491	LM385-1.2	120					TRANST I	
	LT1004C-1.2	1.00					10000	
SC9495	REF02	11111					100	
,00400	LT1019M-5	1100					THEODINE	
		100		1			A80FO	
SC9496	LT1021-5**	30					LTTOUTANT	
	REF01E	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		1			10110011	

^{*}LTC Improved Replacement: 100% Pin-for-pin compatible with better electrical specifications.
**Similar Device: Please consult the data sheet to determine the suitability of the replacement for specific applications.




9

CCCTIOOO	ETHERACTION, Developed Provision Operating Co. L. C.
SECTION 2 -	-AMPLIFIERS
Amgs2-41	LTYOS/SATMONIS, LTYBOS/SATMONIS, Dual/flund JEST Input Provision High Street Op



ECTION 2—AMPLIFIERS	
INDEX	2-2
SELECTION GUIDES	
PROPRIETARY PRODUCTS	
PRECISION OPERATIONAL AMPLIFIERS	2-15
LT1007CS8/LT1037CS8, Low Noise, High Speed Precision Operational Amplifiers	2-16
LT1013/LT1014, Dual/Quad Precision Operational Amplifiers	
LT1028CS8, Ultra-Low Noise Precision High Speed Operational Amplifier	
LT1057S/LT1057IS, LT1058S/LT1058IS, Dual/Quad JFET Input Precision High Speed Op Amps	
LT1057S8/LT1057IS8, Dual JFET Input Precision High Speed Op Amps	
LT1077, Micropower, Single Supply, Precision Operational Amplifier	
LT1078/LT1079, Micropower, Dual/Quad, Single Supply, Precision Operational Amplifiers	
LT1097, Low Cost, Low Power Precision Operational Amplifier	
LT1112/LT1114, Dual/Quad Low Power Precision, Picoamp Input Operational Amplifiers	
LT1115, Ultra-Low Noise, Low Distortion, Audio Operational Amplifier	
LT1124/LT1125, Dual/Quad Low Noise, High Speed Precision Operational Amplifiers	
LT1126/LT1127, Dual/Quad Decompensated Low Noise, High Speed Precision Operational Amplifiers .	
LT1128, Unity Gain Stable Ultra-Low Noise Precision LT1028 Type Operational Amplifier	
LT1178/LT1179, 17µA Max, Dual/Quad, Single Supply, Precision Operational Amplifiers	
PRECISION OPERATIONAL AMPLIFIERS, ENHANCED AND SECOND SOURCE	2-112
OP-270/OP-470, Dual/Quad Low Noise, Precision Operational Amplifiers	2-120
HIGH SPEED AMPLIFIERS	
LT1190, Ultra High Speed Operational Amplifier (Av ≥ 1)	
LT1191, Ultra High Speed Operational Amplifier (Av ≥ 1)	
LT1192, Ultra High Speed Operational Amplifier (Av ≥ 5)	
LT1193, Video Difference Amplifier, Adjustable Gain	
LT1194, Video Difference Amplifier, Gain of 10	
LT1200, Low Power High Speed Operational Amplifier	
LT1217, Low Power High Speed Current Feedback Amplifier	
LT1220, Very High Speed Operational Amplifier (Av ≥ 1)	
LT1221, Very High Speed Operational Amplifier (Av ≥ 1)	
LT1222, Low Noise, Very High Speed Operational Amplifier (Av ≥ 4)	
LT1223, 100MHz Current Feedback Amplifier	
LT1224, Very High Speed Operational Amplifier (Av≥ 1)	
LT1225, Very High Speed Operational Amplifier (Av ≥ 1)	
LT1226, Very High Speed Operational Amplifier (Av≥ 3)	
LT1227, 140MHz Video Current Feedback Amplifier	
LT1228, 100MHz Current Feedback Amplifier with DC Gain Control	
LT1229/LT1230, Dual and Quad 100MHz Current Feedback Amplifiers	
ZERO DRIFT OPERATIONAL AMPLIFIERS	
LTC1047, Dual Micropower Zero Drift Operational Amplifier with Internal Capacitors	
LTC1049, Low Power Zero Drift Operational Amplifier with Internal Capacitors LTC1051/LTC1053, Dual/Quad Precision Zero Drift Operational Amplifiers with Internal Capacitors	
LTC1150, ±15V Zero Drift Operational Amplifier with Internal Capacitors	District Control Services
LTC1151, Dual ±15V Zero Drift Operational Amplifier with Internal Capacitors	and the second s
LTC1250, Very Low Noise Zero Drift Bridge Amplifier	13-80







MILITARY PRECISION OP AMPS

			ELECT	TRICAL CHAP	RACTERISTICS				
PART NUMBER	V _{OS} MAX (μV)	TC V _{OS} (μV/°C)	I _B MAX (nA)	A _{VOL} MIN (V/mV)	SLEW RATE MIN (V/µs)	NOISE MAX 10Hz (nV√Hz)	PACKAGES AVAILABLE	IMPORTANT FEATURES	
SINGLE									
LT1001AM	15	0.6	2.0	450	0.15	18	H, J8	Extremely Low Offset Voltage, Low Noise,	
LT1001M	60	1.0	3.8	400	0.15	18	H, J8	Low Drift	
LT1006AM	50	1.3	15	1000	0.25	24 [†]	H, J8	Single Supply Operation, Fully Specified fo	
LT1006M	80	1.8	25	700	0.25	24 [†]	H, J8	+5V Supply	
LT1007AM	25	0.6	35	7000	1.7	4.5	H, J8	Extremely Low Noise, Low Drift	
LT1007M	60	1.0	55	5000	1.7	4.5	H, J8		
LT1008M	120	1.5	0.1	200	0.1	30	ы о Негот г	Low Bias Current, Low Power	
LT1010M	90mV	0.6mV/°C [†]	150μΑ	0.995	75	90 [†]	H, K	High Speed Buffer, Drives ±10V into 75Ω	
LT1012M	35	1.5	0.1	200	0.1	30	Н	Low V _{OS} , Low Power	
LT1022AM	250	5.0	0.05	150	23	50	Н	Very High Speed JFET Input Op Amp with	
LT1022M	600	9.0	0.05	120	18	60	sector Harping	Very Good DC Specs	
LT1028AM	40	0.8	90	7000	11	1.7	H, J8	Lowest Noise, High Speed, Low Drift	
LT1028M	80	1.0	180	5000	.11	1.9	H, J8		
LT1037AM	25	0.6	35	7000	11 2 4	4.5	Н, Ј8	Extremely Low Noise, High Speed	
LT1037M	60	1.0	55	5000	(11)	4.5	H, J8		
LT1055AM	150	4	0.05	150	10	50	HIS 40H	Lowest Offset, JFET Input Op Amp	
LT1055M	400	8	0.05	120	7.5	60	Н	Combines High Speed and Precision	
LT1056AM	180	4	0.05	150	12	50	Н		
LT1056M	450	8	0.05	120	9	60	LTISKHO, EQ.		
LT1077AM	40	0.4	9	250	0.12	40	H, J8	Micropower, Single Supply, Precision, Low Noise	
LT1077M	60	0.4	11	200	0.12	29 [†]	H, J8		
LTC1050AM	5	0.05	0.035	3162	4 [†]	0.6μVp-p**	H, J8	Auto Zeroed Precision Op Amp, No Externa	
LTC1050M	5	0.05	0.050	1000	4 [†]	0.6μVp-p**	H, J8	Capacitors Required	
LTC1052M	5	0.05	0.03	1000	3 [†]	0.5μVp-p**	H, J, J8	Low Noise, Auto Zeroed Precision Op Amp	
LTC1150M	5	± 0.05	0.03	10000	3†	0.6μVp-p**	Н, Ј8	Auto Zeroed Precision Op Amp That Operates on ±15V Supplies. No External Capacitors Required	
LF155A	2000	5	0.05	75	5	25 [†] *	Н	JFET Inputs, Low I Bias, No Phase Reversa	
LF155	3500	15	0.10	50	5	25 [†] *	Н	Guaranteed TC V _{OS} on All Grades	
LF156A	2000	5	0.05	75	10	15 [†] *	Н		
LF156	3500	15	0.10	50	9	15 [†] *	H page		
LM10	2000	2 [†]	20	120		50 [†]	H, J8	On-Chip Reference Operates with +1.2V Single Battery	
LM101A	2000	15	75	25	0.3	28 [†]	H, J8	Uncompensated General Purpose	
LM107	2000	15	75	25	0.3	28 [†]	H, J8	Compensated General Purpose	
LM108A	500	5	2	40	0.1	30 [†]	Н	Low Bias Current, Low Supply Current	
LM108	2000	15	3	25	0.1	30 [†]	SIVV H	beed dott	
LM118	4000		250	25	50	42 [†]	Н	High Speed, 15MHz	
LT118A	1000		250	200	50	42 [†]	H, J8	High Speed, 15MHz	
OP-05A	150	0.9	2	300	0.1	18	H, J8	Low Noise, Low Offset Drift with Time	
OP-05	500	2.0	3	200	0.1	18	H, J8	1150 1001	
OP-07A	25	0.6	2	300	0.1	18	H, J8	Low Initial Offset, Low Noise, Low Drift	
OP-07	75	1.3	3	200	0.1	18	H, J8		
OP-15A	500	5	0.05	100	10	20 [†] *	80VOH2) 5511	Precicion JFET Input,	
OP-15B	1000	10	0.1	75	7.5	20 [†] *	Н	Low I Bias, No Phase Reversal	
OP-15C	3000	15	0.2	50	5	20 [†] *	Н		

[†] Typical Spec

^{* 100}Hz Noise

^{**} DC to 1Hz Noise

NOTE: See page 4-3 for DESC Cross Reference Numbers

MILITARU DOCCICION OR DMOC

			ELEC	TRICAL CHAP	RACTERISTICS	ENTRIORITARIANO PORTOS P				
PART NUMBER	V _{OS} MAX (μV)	ΤC V _{OS} (μV/°C)	I _B MAX (nA)	A _{VOL} MIN (V/mV)	SLEW RATE MIN (V/µs)	NOISE MAX 10Hz (nV√Hz)	PACKAGES AVAILABLE	IMPORTANT FEATURES		
SINGLE										
OP-16A	500	5	0.5	100	18	20 [†] *	H	Precicion JFET Input,		
OP-16B	1000	10	0.1	75	12	20 [†] *	Н	High Speed, No Phase Reversal		
OP-16C	3000	15	0.2	50	9	20 [†] *	Н			
OP-27A	25	0.6	40	1000	1.7	5.5	H, J8	Very Low Noise, Unity Gain Stable		
OP-27C	100	1.8	80	700	1.7	8.0	H, J8			
OP-37A	25	0.6	40	1000	11	5.5	H, J8	Very Low Noise, Stable for Gain ≥ 5		
OP-37C	100	1.8	80	700	11	8.0	H, J8			
OP-97A	25	0.6	±0.1	300	0.1	30	H, J8	Low Noise, Low Bias Current		
DUAL	169	HERE, LOW PO	JJ SUB WO.	100	N De	13	00%	1.0 4.1 051		
LT1002AM	60	0.9	3.0	400	0.15	20	J	Dual, Matched LT1001 High		
LT1002M	100	1.3	4.5	350	0.15	20	J OR	CMRR, PSRR Matching		
LT1013AM	150	2.0	20	1500	0.2	24 [†]	H, J8	Precision Dual Op Amp in		
LT1013M	300	2.5	30	1200	0.2	24 [†]	H, J8	8-Pin Package		
LT1024AM	50	1.5	0.12	250	0.1	33	D D	Low Vos, Low Power,		
LT1024M	100	2.0	0.20	180	0.1	33	D	Matching Specs		
LT1057AM	450	7	0.05	150	10	26 [†]	H, J8	Low Offset, JFET Input Multiple Op Amps		
LT1057AW	800	12	0.075	100	8	26 [†]	H, J8	Combine High Speed and Excellent DC Specs		
LT1037M	70	2.0	0.075	250	0.07	40	H, J8	Micropower, Precision,		
LT1078M	120	2.5	0.25	200	0.07	29 [†]	H, J8	Single Supply, Low Noise Dual		
LT1124AM	170	1	55	1000	2.3	5.5	J8	Dual Precision Op Amp,		
LT1124AM	250	1.5	70	700	2.0	5.5	J8	Low Noise, High Speed		
LT1124WI LT1126A	170	1.0	55	1000	7.2	5.5	J8	100 - 100		
LT1126A	250	1.5	70	700	7.0	5.5	J8			
LT1178AM	70	2.2	5	140	0.013	75	H, J8	17μA Max, Single Supply,		
LT1178AM	120	3.0	6	110	0.013	50 [†]	J, N	Precision Dual		
	100000000000000000000000000000000000000				0.013 4 [‡]			Dual, Precision Auto Zeroed Op Amp.		
LTC1051M	5	0.05	0.05	1000	4	0.4μVp-p**	J8	No External Capacitors Required.		
LF412AM	1000	10	0.1	100	10	20 [†] *	H, J8	High Performance Dual JFET Input Op Amp		
LH2108A	500	5.0	2	40	0.1	30 [†]	D	Dual, Low Bias Current,		
LH2108	2000	15.0	2	25	0.1	30 [†]	D	Side Brazed Package		
OP-215A	1000	10	0.1	150	10	20 [†] *	H, J8	High Performance Dual JFET		
OP-215C	3000	20	0.2	50	8	20 [†] *	H, J8	Input Op Amp		
OP-227A	80	1.0	40	3000	1.7	6	J	Dual Matched OP-27		
OP-227C	180	1.8	80	2000	1.7	9	J	18.8		
OP-237A	80	1.0	40	3000	10	6	J	Dual Matched OP-37		
OP-237C	180	1.8	80	2000	10	9	J	Described of the control of the cont		
OP-270A	175	1.0	60	400	1.7	3.6 [†]	J8	Dual Precision Op Amp, Low Noise		
QUAD	170	- denie el	1 00	1 400	1.0	0.0	00	Dual 1 10000011 Op Allip, LOW 110136		
LT1014AM	180	2.0	20	1500	0.2	24 [†]	J	Precision Quad Op Amp in 14-Pin Package		
LT1014AM	300	2.5	30	1200	0.2	24 [†]	J	1 100001011 QUAU OP AITIP III 14-FIII FACKAGE		
LT1014M LT1058AM	600	10	0.05	150	10	26 [†]	J	Low Offset JFET Input Multiple Op Amps		
LT1058AW	1000	15	0.05	100	8	29†	J	Combine High Speed and Excellent DC Specs		
LT1058M LT1079AM	120	2.0	0.075	250	0.07 [†]	40				
				2001000	0.07	26 [†]	J	Micropower, Precision, Single Supply, Low Noise Quad		
LT11079M	150	2.5	0.35	200						
LT1125AM	170	1	55	1000	2.3	5.5	J	Quad Precision Op Amp, Low Noise, High Speed		
LT1125M	250	1.5	70	700	2.0	55	J	ingii opecu		
LT1127A	190	1.0	55	1000	7.2	5.5	J			
LT1127	290	1.5	70	700	7.0	5.5	J			
LT1179AM	100	2.2	3	140	0.013	75	J	17µA Max, Single Supply,		
LT1179M	150	3.0	6	110	0.013	50 [†]	J	Precision Quad		
LTC1053M	5	0.05	0.05	1000	4 [†]	0.4μVp-p**	J	Quad Precision Auto Zeroed Op Amp, No External Capacitors Required.		

† Typical Spec * 100Hz Noise ** DC to 1Hz Noise

NOTE: See page 4-3 for DESC Cross Reference Numbers



COMMERCIAL PRECISION OF AMPS

	1			HIGAL CHAI	RACTERISTICS	1		
PART NUMBER	V _{OS} MAX (μV)	TC V _{OS} (μV/°C)	MAX (nA)	A _{VOL} MIN (V/mV)	SLEW RATE MIN (V/µs)	NOISE MAX 10Hz (nV/√Hz)	PACKAGES AVAILABLE	IMPORTANT FEATURES
SINGLE								
LT1001AC	25	0.6	2.0	450	0.15	18	H, J8, N8	Extremely Low Offset Voltage, Low Noise,
LT1001C	60	1.0	3.8	400	0.15	18	H, J8, N8, S8	Low Drift
LT1006AC	50	1.3	15	1000	0.25	24 [†]	H, J8	Single Supply Operation, Fully Specified for
LT1006C	80	1.8	25	700	0.25	24 [†]	H, J8, N8	+5V Supply
LT1006S8	400	3.5	25	700	0.25	25	S8	
LT1007AC	25	0.6	35	7000	1.7	4.5	H, J8, N8	Extremely Low Noise, Low Drift
LT1007C	60	1.0	55	5000	1.7	4.5	H, J8, N8, S	
LT1008C	120	1.5	0.1	200	0.1	30	H, N8	Low Bias Current, Low Power
LT1010C	100mV	0.6mV/°C [†]	250μΑ	0.995	75	90 [†]	H, K, T	High Speed Buffer, Drives ±10V into 75Ω
LT1012C	25	0.6	100	300	0.1	30	H, N8	Low Vos, Low Power
LT1012CA	50	1.5	0.15	200	0.1	30	H, N8	
LT1012D	60	1.7	150	200	0.1	30	H, N8	
LT1012S8	120	1.8	0.28	200	0.1	30	S8	
LT1022AC	250	5.0	0.05	150	23	50	H OAT	Very High Speed JFET Input Op Amp with
LT1022CH	600	9.0	0.05	120	18	60	Н	Very Good DC Specs
LT1022CN8	1000	15.0	0.05	100	18	60	N8	
LT1028AC	40	0.8	90	7000	11	1.7	H, J8, N8	Lowest Noise, High Speed, Low Drift
LT1028C	80	1.0	180	5000	11	1.9	H, J8, N8, S	120 2.5 0.35
LT1037AC	25	0.6	35	7000	11	4.5	H, J8, N8	Extremely Low Noise, High Speed
LT1037C	60	1.0	55	5000	11	4.5	H, J8, N8, S	
LT1055AC	150	4	0.05	150	10	50	Н	Lowest Offset, JFET Input Op Amp Combine
LT1055C	400	8	0.05	120	7.5	60	н	High Speed and Precision
LT1055CN8	700	12	0.05	120	7.5	60	N8	
LT1055S8	1500	15	0.1	120	7.5	70	S8	
LT1056AC	180	4	0.05	150	12	50	Н	
LT1056C	450	8	0.05	120	9	60	H 000	
LT1056CN8	800	12	0.05	120	9	60	N8	
LT1056S8	1500	15	0.1	120	9.0	70	S8	
LT1077AC	40	0.4	9	250	0.12	40	H, J8, N8	Micropower, Single Supply, Precision,
LT1077C	60	0.4	11	200	0.12	29 [†]	H, J8, N8	Low Noise
LT1077S8	150	3.0	11	240	0.05	28 [†]	S8	
LT1097C	50	1.0	±0.250	700	0.1	16 [†]	N8	Low Cost, Low Power Precision
LT1097S8	60	1.4	±0.350	700	0.1	16 [†]	S8	0.60 1 0.1 0.1 0.0
LT1115C	280	0.5 (Typ)	±380	2000	10	1.8	N8, S	Lowest Noise, Ultra Low Distortion Audio Optimized Op Amp
LTC1049C	10	0.1	±0.050	3162	0.8 [†]	1.0μVp-p**	J8, N8	Auto Zeroed Precision Op Amp, No External
LTC1050AC	5	0.05	0.035	3162	4 [†]	0.6μVp-p**	H, J8, N8, S8	Capacitors Required
LTC1050C	5	0.05	0.050	1000	4 [†]	0.6μVp-p**	H, J8, N8, S8	
LTC1052C	5	0.05	0.03	1000	3 [†]	0.5μVp-p**	H, N8, N	Low Noise, Auto Zeroed Precision Op Amp
LTC7652C	5	0.05	0.03	1000	3 [†]	0.5μVp-p**	H, N8	80 H 0.0 Hos
LTC1150	5	0.05 bs	0.03	10000	3 [†]	0.6μVp-p**	H, J8, N8, S8	Auto Zeroed Precision Op Amp That Operaton Standard ±15V Supplies. No External Capacitors Required
LF355A	2000	5	0.05	75	5	25 [†] *	H, N8	JFET Inputs, Low I Bias, No Phase Reversal
LF356A	2000	5	0.05	75	10	15 [†] *	H, N8	or Er impato, Eow i biao, no i nase neversal
LM10B	2000	2†	20	120	10	50 [†]	H, J8	On-Chip Reference Operates with +1.2V
LM10BL	2000	2†	20	60		50 [†]	H, J8	Single Battery
LM10C	4000	5†	30	80		50 [†]	H, J8, N8	96 96 96
LM10CL	4000	5†	30	40	11.00	50 [†]	H, J8, N8	

[†] Typical Spec * 100Hz Noise ** DC to 1Hz Noise

NOTE: See page 4-3 for DESC Cross Reference Numbers



COMMERCIAL PRECISION OF AMPS

PART NUMBER	V _{OS} MAX (μV)	TC V _{OS} (μV/°C)	I _B MAX (nA)	A _{VOL} MIN (V/mV)	SLEW RATE MIN (V/µs)	NOISE MAX 10Hz (nV/√Hz)	PACKAGES AVAILABLE	IMPORTANT FEATURES
SINGLE	1 10-1	(1-1-)	(1117)	()	1 (11)		1 1 1 1 1	THE RESERVE OF THE PERSON OF T
LM308A	500	5	7	60	0.1	30 [†]	H, N8	Low Bias, Supply Current
LT318A	1000	Justin Holen	250	200	50	42 [†]	H, J8, N8	High Speed, 15MHz
LM318	10000		500	25	50	42 [†]	H, J8, N8, S8	High Speed, 15MHz
OP-05C	1300	4.5	7	120	0.1	20	H, J8, N8	Low Noise, Low Offset Drift With Time
OP-05E	500	2.0	0 4	200	0.1	18	H, J8, N8	
OP-07C	150	1.8	7	120	0.1	20	H, J8, N8, S8	Low Initial Offset, Low Noise, Low Drift
OP-07E	75	1.3	4	200	0.1	18	H, J8, N8	250.0 81 0801
OP-15E	500	5	0.05	100	10	20 [†] *	H, N8	Precision JFET Input, Low I Bias,
0P-15F	1000	10	0.1	75	7.5	20 [†] *	H, N8	No Phase Reversal
OP-15G	3000	15	0.2	50	5	20 [†] *	H, N8	
OP-16E	500	5	0.05	100	18	20 [†] *	H, N8	Precision JFET Input, High Speed,
OP-16F	1000	10	0.03	75	12	20 [†] *	H, N8	No Phase Reversal
OP-16G	3000	15	0.1	50	9	20 [†] *	H, N8	
OP-10G OP-27E	25	0.6	40	1000	1.7	5.5	H, J8, N8	Very Low Noise, Unity Gain Stable
OP-27E	100	1.8	80	700	1.7	8.0	H, N8	vory Low Noise, Office dam Stable
OP-27G OP-37E	25	0.6	40	1000	1.7	5.5	H, J8, N8	Very Low Noise, Stable for Gains ≥ 5
	100		80	700	11	8.0	H, N8	very Low Worse, Stable for dams 23
OP-37G		1.8			A CONTRACTOR OF THE PARTY OF TH	the second second second		Levi Device Levi L. Dessision
OP-97E	25	0.6	±0.1	300	0.1	30	H, N8	Low Power, Low I _B , Precision
DUAL	1 00 1	0.0	0.0	1 100	0.45	1 00		DI M-A-L I T4004 Ui CMDD
LT1002AC	60	0.9	3.0	400	0.15	20	J, N	Dual, Matched LT1001 High CMRR, PSRR Matching
LT1002C	100	1.3	4.5	350	0.15	20	J, N	
LT1013AC	150	2.0	20	1500	0.2	24 [†]	H, J8	Precision Dual Op Amp in 8-Pin Package
LT1013C	300	2.5	30	1200	0.2	24†	H, J8, N8	
LT1013D	800	5.0	30	1200	0.2	24 [†]	N8, S8	
LT1024AC	50	1.5	0.12	250	0.1	33	N	Low V _{OS} , Low Power, Matching Specs
LT1024C	100	2.0	0.20	180	0.1	33	N	
LT1057AC	450	7	0.05	150	10	26 [†]	H, J8	Low Offset JFET Input Multiple Op Amps Combine High Speed and Excellent DC Spee
LT1057ACN8	450	10	0.05	150	10	26 [†]	N8	Combine High Speed and Excellent DC Spee
LT1057C	800	12	0.075	100	8	26 [†]	H, J8	
LT1057CN8	800	16	0.075	100	8	26 [†]	N8	
LT1057S	2000	5†	0.1	100	8	26 [†]	S	
LT1057IS	2000	5 [†]	0.1	100	8	26 [†]	S	
LT1078AC	70	2.0	8	250	0.07 [†]	40	H, J8, N8	Micropower, Precision,
LT1078C	120	2.5	10	200	0.07*	29 [†]	H, J8, N8, S	Single Supply, Low Noise Dual
LT1124AC	70	1	55	2000	3	5.5	N	Dual Precision Op Amp,
LT1124C	100	1.5	70	1500	2.7	5.5	J, N, S	Low Noise, High Speed
LT1126AC	70	1.0	20	2.0	8	5.5	N8	
LT1126C	100	1.5	30	1.5	8	5.5	J8, N8, S8	
LT1178AC	70	2.2	5	140	0.013	75	H, J8, N8	$17\mu A$ Max, Single Supply, Precision Dual
LT1178C	120	3.0	6	110	0.013	50 [†]	H, J8, N8	
LTC1047C	10	0.01	0.02	1000	0.2 [†]	0.8μVp-p**	N8, S	No External Capacitors Required
LTC1051C	5	0.05	0.05	1000	4 [†]	0.4μVp-p**	J8, N8, S	Dual, Precision Auto Zeroed Op Amp.
LF412AC	1000	10	0.1	100	10	20 [†] *	H, J8, N8	High Performance Dual JFET Input Op Amp
OP-215E	1000	10	0.1	150	10	20 [†] *	H, J8, N8	
OP-215G	3000	20	0.2	50	8	20 [†] *	H, J8, N8	
OP-227E	80	1.0	40	3000	1.7	6	J, N	Dual Matched OP-27
OP-227G	180	1.8	80	2000	1.7	9	J, N	
OP-237E	80	1.0	40	3000	10	6	J, N	Dual Matched OP-37
OP-237G	180	1.8	80	2000	10	9	J, N	
OP-270A	75	1	20	750	1.7	6.5	J	Dual Op Amp, Low Noise
OP-270C	250	3	60	350	1.7	3.6 [†]	N, S	



COMMERCIAL PRECISION OF AMPS

			ELEC	TRICAL CHAP	RACTERISTICS		HAND JASHITOSI	
PART NUMBER	V _{OS} MAX (μV)	ΤC V _{OS} (μV/°C)	I _B MAX (nA)	A _{VOL} MIN (V/mV)	SLEW RATE MIN (V/µs)	NOISE MAX 10Hz (nV/√Hz)	PACKAGES AVAILABLE	IMPORTANT FEATURES
QUAD				T en o	Town 1		Lan I	e I a I as I as I
LT1014AC	180	2.0	20	1500	0.2	24 [†]	J	Precision Quad Op Amp in 14-Pin Package
LT1014C	300	2.5	30	1200	0.2	24 [†]	J, N	
LT1014D	800	5.0	30	1200	0.2	24 [†]	N, S	
LT1058AC	600	10	0.05	150	10	26 [†]	rocJ	Low Offset JFET Input Multiple Op Amps
LT1058ACN	600	15	0.05	150	10	26 [†]	OM N	Combine High Speed and Excellent DC Spec
LT1058C	1000	15	0.075	100	8	26 [†]	00SJ	
LT1058CN	1000	22	0.075	100	8	26 [†]	N	
LT1079AC	120	2.0	8	250	0.07	40	J, N	Micropower, Precision, Single Supply,
LT1079C	150	2.5	10	200	0.07†	29 [†]	J, N, S	Low Noise Quad
LT1125AC	90	CONT. PORTE	20	2000	3	5.5	N	Precision Quad Op Amp,
LT1125C	140	1.5	30	1500	2.7	5.5	J, N, S	Low Noise, High Speed
LT1127AC	90	1.0	20	2.0	8	5.5	N	
LT1127C	140	1.5	30	1.5	8	5.5	N, J, S	
LT1179AC	100	2.2	5	140	0.013	75	J, N	17μA Max, Single Supply, Precision Quad
LT1179C	150	3.0	6	110	0.013	50 [†]	J, N	
LTC1053C	5	0.05	0.05	1000	4 [†]	0.4μVp-p**	J, N	Quad, Precision Auto Zeroed Op Amp. No External Capacitors Required.
OP-470A	400	2	25	500	1.4	6.5	J	Quad Op Amp, Low Noise
OP-470C	1000	2†	60	400	1.4	6.5	N, S	



MILITARY HIGH SPEED OP AMPS

			ELECTRICAL (HARACTER	SHCS	GII LEROTU	menta usus 133	
PART NUMBER	MIN SLEW RATE (V/µs)	TYP SETTLING TIME TO 0.01% (µs)	TYPICAL GAIN BANDWIDTH PRODUCT (MHz)	MIN A _{VOL} (V/mV)	MAX V _{OS} (μV)	I _B MAX (nA)	PACKAGES AVAILABLE	IMPORTANT FEATURES
SINGLE								
LT1022AM	23	1.5	8.5	150	250	0.05	Н 8.8	Very Good DC Specs
LT1022M	18	1.5	8.0	120	600	0.05	T H 0.6	8.7 81
LT1028AM	11		75	7000	40	90	H, J8	Lowest Voltage Noise, Good DC Specs
LT1028M	2011	agenth er tollo V takes	75	5000	80	180	H. J8	
LT1037AM	11	*	60	7000	25	35	H, J8	Low Voltage Noise, Good DC Specs
LT1037M	1399-11 C bi	nal primit enetloV s	60	5000	60	55	H, J8	
LT1055AM	10	1.5	5.5	150	150	0.05	13 H 18	Lowest Offset JFET Input Op Amps
LT1055M	7.5	1.5	4.5	120	400	0.05	н аа	20 TOTAL OF THE PART OF THE PA
LT1056AM	12	1.5	6.5	150	180	0.05	H S	7.5
LT1056M	9	1.5	5.5	120	450	0.05	H 23	21 25 25
LT1122AM	60	0.340**	14 82	180	600	0.075	J8	JFET Input. Faster and Better DC Specs Than OP-42. A and C Grades Have 100%
LT1122BM	60	0.350**	14	180	600	0.075	J8	Tested Settling Time
LT1122CM	50	0.350** 0.590***	13 PM	150	900	0.1	J8	61 8 5
LT1122DM	50	0.360**	13 88 84	150	900	0.1	J8	Inverting Applications Can Use External Compensation to Get 150V/µs Slew Rate
LT1190	325	0.140 [†]	50	8	14000	2500	J8	Color Video Performance, High Speed,
LT1191	325	0.110 [†]	90	6	5000	2500	J8	Wide Bandwidth, High Output Drive
LT1192	325	0.090 [†]	350	16	2500	2500	J8	906.0
LT1193	350	0.180 [†]	160	-	12000	3500	J8	High Speed, High Output Drive, High CMR
LT1194	350	0.200 [†]	350		6000	3500	J8	Color Video, Preset Gain and Adj Gain
LT1223	800	0.075 [†]	100	- 11	3000	10 - 11	J8, N8, S8	High Speed Plus Good DC Performance
LT1228	300	0.045 [†]	100	- 11	15000	(- V	J8	Electronic DC Gain Control
LM118	50	1†	15 82 88	25	4000	250	ja H _{a≤v} a)	Inverting Applications Can Use External Compensation to Get 150V/µs Slew Rate
LT118A	50	1 [†]	15	200	1000	250	H, J8	Fast Slew Rate
OP-15A	10	4.5	6	100	500	0.05	Н	Precision JFET Input, No Phase Reversal
OP-15B	7.5	4.5	5.7	75	1000	0.1	Н	10000
OP-15C	5	4.7	5.4	50	3000	0.2	Н	
OP-16A	18	3.8	8	100	500	0.05	Н	Precision JFET Input, No Phase Reversal
OP-16B	12	3.8	7.6	75	1000	0.1	Н	01 180.00
OP-16C	9	4.0	7.2	50	3000	0.2	Н	700 100x
DUAL	-	Apple to the same of the same	West Control of the C				100	
LT1057AM	10	1.4	3.5	150	450	0.05	H, J8	Low Offset Voltage, JFET Input
LT1057M	8	1.4	3	100	800	0.075	H, J8	10(60)
LT1229	300	0.045 [†]	100	D)	15000	061	J8 0 00	Fast Slew Rate, Current Feedback Architecture
LF412AM	10	2.3	5.7	100	1000	0.1	H, J8	JFET Input
OP-215A	10	2.3	5.7	150	1000	0.1	H, J8	JFET Input
OP-215C	8	2.4	5.5	50	3000	0.2	H, J8	03
OP-237A	10	A Jugal 1 * 12, AOI HO	40	3000	80	40	J	Dual Matched OP-37
OP-237C	10	*	40	2000	180	80	J	7.5 4.5
QUAD			501.19		4 4	16 1 1	E. 1 E.11	N. P. C.
LT1058AM	10	1.4	3.5	150	600	0.05	J	Lowest Offset Voltage, JFET Input Quad
LT1058M	8	1.4	3	100	1000	0.075	J 074	4.8 81
LT1230	300	0.045 [†]	100	1 1	15000	Ø6	J	Fast Slew Rate, Current Feedback Architecture

[†]To 0.1% *Not recommended for Fast Settling Applications. NOTE: See page 4-3 for DESC Cross Reference Numbers



^{**10}V Step, to 1mV at Sum Node.

^{***}Maximum Value, 10V Step, to 1mV at Sum Node.

COMMERCIAL HIGH SPEED OP AMPS

	and the same		ELECTRICAL (HARACIEK	121102	CHICAGO LA	WANTER THAT I FROM	
PART NUMBER	MIN SLEW RATE (V/µs)	TYP SETTLING TIME TO 0.01 % (µs)	TYPICAL GAIN BANDWIDTH PRODUCT (MHz)	MIN A _{VOL} (V/mV)	MAX V _{OS} (μV)	I _B MAX (nA)	PACKAGES AVAILABLE	IMPORTANT FEATURES
SINGLE								
LT1022AC	23	1.5	8.5	150	250	0.05	H 8.8	JFET Input, Very Good Specs
LT1022CH	18	1.5	8.0	120	600	0.05	B H 18	81 81 1
LT1022CN8	18	1.5	8.0	100	1000	0.05	N8	tr M
LT1028AC	11	*	75 BL H	7000	40	90	H, J8, N8	Lowest Voltage Noise, Good DC Specs
LT1028C	11	Voltage Nibles, Good	75	5000	80	180	H, J8, N8, S	M to the second
LT1037AC	11	*	60	7000	25	35	H, J8, N8	Low Voltage Noise, Good DC Specs
LT1037C	2011 00	ugar TSRS well gate	60	5000	60	55	H, J8, N8, S	ar or N
LT1055AC	10	1.5	5.5	150	150	0.05	AS H	Lowest Offset Voltage, JFET Input Op Amp
LT1055C	7.5	1.5	4.5	120	400	0.05	B H 8.8	1.5
LT1055CN8	7.5	1.5	4.5	120	700	0.05	Н8	81 0 0
LT1055S8	7.5	8 ths =1.53 dugm	4.5	120	1500	0.1	S8	rreise de la
LT1056AC	12	1.5	6.5	150	180	0.05	Н	Lowest Offset Voltage, JFET Input Op Am
LT1056C	9	1.5	5.5	120	450	0.05	Н	**T08E.0
LT1056CN8	9	1.5	5.5	120	800	0.05	N8	1108E.0 02 M
LT1056S8	9	1.5	5.5	120	1500	0.1	S8	0.500.0
LT1115C	10	an electromagnet than	70	2000	280	380	N8, S8	Optimized for Audio Applications
LT1122AC	60	0.340** 0.540***	nte3 14 84	180	600	0.075	J8, N8	JFET Input. Faster and Better DC Specs Than OP-42. A and C Have
LT1122BC	60	0.350**	14	180	600	0.075	J8, N8	Grades 100% Tested Settling Time
LT1122CC	50	0.350** 0.590***	fight 13	150	900	0.1	J8, N8, S8	7081.0 032
LT1122DC	50	0.360**	13	150	900	0.1	J8, N8, S8	7008.0 020
LT1190C	450 ^{††}	0.1†	50	45 ^{††}	2 ^{††}	500 ^{††}	N8, S8	±5V Supply Color Video Op Amps
LT1191C	450 ^{††}	0.1†	90	44 ^{††}	1**	500 ^{††}	N8, S8	300 000 000
LT1192C	450 ^{††}	0.1 [†]	400 (A _V ≥ 5)	40 ^{††}	0.2††	500 ^{††}	N8, S8	50
LT1193	450 ^{††}	0.1 [†]	70		2 ^{††}	500 ^{††}	N8, S8	Color Video Differential Amplifier
LT1194C	450 ^{††}	0.1†	40		2 ^{††}	500 ^{††}	N8, S8	
LT1200C	30	0.430 [†]	11.0	4	1000	1000	N8, S8	Low Supply Current Op Amp
LT1217C	100	280 [†]	10.0	3.1	3000	500	N8, S8	Low Power Current Feedback Amplifier
LT1220C	200	0.09 [†]	45	20	1000	300	N8	Ultra High Speed, Good DC Specs
LT1221C	200	0.09 [†]	150 (A _V ≥ 4)	50	1000	300	N8	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
LT1222C	200	0.09 [†]	500 (A _V ≥ 10)	100	1000	300	N8	12 0.5
LT1223C	800	0.075 [†]	100	3.1	3000	3000	N8, S8	Current Feedback Amplifier
LT1224	250	0.090 [†]	45	3.3	2000	8000	J8, N8, S8	High Speed, DC Precision, Can Drive
LT1225	250	0.070 [†]	150	12.5	1000	8000	J8, N8, S8	Unlimited Capacitive Load While Remaining
LT1226	250	0.075 [†]	1000	50	1000	8000	J8, N8, S8	Stable
LT1227C	500	0.050 [†]	140.0	1	10000	3000	N8, S8	Current Feedback Amplifier
LT1228	300	0.045 [†]	100		10000	na 1 n	J8, N8, S8	Electronic DC Gain Control
LM318	50	1†	15	25	10000	500	H, J8, N8	Inverting Applications Can Use External
LT318A	50	1†	15	200	1000	250	H, J8, N8, S8	Compensation to Set 150V/µs Slew Rate
OP-15E	10	4.5	6	100	500	0.05	H, N8	Precision JFET Input, No Phase Reversal
OP-15F	7.5	4.5	5.7	75	1000	0.1	H, N8	
OP-15G	5	4.7	5.4	50	3000	0.2	H, N8	
OP-16E	18	3.8	8	100	500	0.05	H, N8	
OP-16F	12	3.8	7.6	75	1000	0.1	H, N8	
OP-16G	9	4.0	7.2	50	3000	0.1	H. N8	7 2 76 1 1

[†] To 0.1% †† Typical Value

NOTE: See page 4-3 for DESC Cross Reference Numbers

^{*} Not recommended for Fast Settling Applications.

** 10V Step, to 1mV at Sum Node.

*** Maximum Value, 10V Step, to 1mV at Sum Node.

COMMERCIAL HIGH SPEED OP AMPS

			ELECTRICAL	CHARACTE	ERISTICS				
PART NUMBER	MIN SLEW RATE (V/µs)	TYP SETTLING TIME TO 0.01 % (µs)	TYPICAL GAIN BANDWIDTH PRODUCT (MHz)	MIN A _{VOL} (V/mV)	MAX V _{OS} (μV)	I _B MAX (nA)	PACKAGES AVAILABLE	(A) OS = (T) ANSYMO ON	
DUAL							AVTOTEJ	TELESCORY ABOVE	
LT1057AC	10	1.4	3.5	150	450	0.05	H, J8	Low Offset Voltage, JFET Input	
LT1057ACN8	10	1.4	3.5	150	450	0.05	N8		
LT1057C	8	1.4	3	100	800	0.075	H, J8		
LT1057CN8	8	1.4	3	100	800	0.075	N8		
LT1057S	8	1.4	3	100	2000	0.1	S		
LT1057IS	8	1.4	3	100	2000	0.1	S		
LT1229	300	0.045 [†]	100	_	15000	_	N8, J8, S8	Fast Slew Rate, Current Feedback Architecture	
LF412AC	10	2.3	5.7	100	1000	0.1	H, J8, N8	JFET Input	
OP-215E	10	2.3	5.7	150	1000	0.1	H, J8, N8	JFET Input	
OP-215G	8	2.4	5.5	50	3000	0.2	H, J8, N8		
OP-237E	10	*	40	3000	80	40	J, N	Dual Matched OP-37	
OP-237G	10	*	40	2000	180	80	J, N		
QUAD									
LT1058AC	10	1.4	3.5	150	600	0.05	J	Lowest Offset Voltage, Quad JFET,	
LT1058ACN	10	1.4	3.5	150	600	0.05	N	Input Op Amp	
LT1058C	8	1.4	3	100	1000	0.075	J		
LT1058CN	8	1.4	3	_	1000	0.075	N		
LT1230	300	0.045 [†]	100	_	15000	_	N, J, S	Fast Slew Rate, Current Feedback Architecture	

[†]To 0.1% *Not recommended for Fast Settling Applications. NOTE: See page 4-3 for DESC Cross Reference Numbers

SELECTION BY DESIGN PARAMETER

LOW OFFSET VOLTAGE — Max Input Offset Voltage (TA = 25°C)

≤ 15 μ V	≤ 25 μ V	≤ 75 μ V	≤ 150 μ V	≤ 1mV
LT1001AM LTC1047 LTC1049 LTC1050 LTC1050A LTC1051 LTC1052 LTC1053 LTC1053 LTC1750 LTC7652	LT1001AC LT1007A LT1012A LT1037A OP-07A OP-27E OP-27E OP-37A OP-37E	LT1001 LT1002A (D) LT1002A (D) LT1006A LT1007 LT1012 LT1012B LT1012S8 LT1024A (D) LT1037 LT1077 LT1078A (D) LT1097C LT1097S LT1097C LT1097S8 LT1124A (D) LT1126A (D) LT1126A (D) LT1126A (D) LT1178A (D) OP-07E OP-07 OP-97A OP-97E	LT1002 LT1006 LT1008 LT10128 LT10124 (D) LT1024 (D) LT1028 LT1055AC LT1055AC LT1079A (Q) LT1125 (Q) LT1126 (Q) LT1126 (Q) LT1127A (Q) LT1127A (Q) LT1179A (Q) LT1179A (Q) CT1179A (Q) CT1179A (Q) CT1179A (Q) CT177A (Q) CT17A (Q)	LF412A LH2108A (D) LM108B LM308A LT1013 (D) LT1014 (Q) LT1014 (Q) LT1014A (Q) LT1055M LT1055M LT1055AC LT1056AC LT1056AC LT1056AC LT1056C LT1057 ALL (D) LT1078 ALL (Q) LT1079 (Q) LT1127 (Q) LT1127 (Q) LT1122 LL LT1122 (Q) LT1122 LT1122 (Q) LT1121 LT1122 (Q) LT1122 LT1122 (Q) LT1122 LT1122 (Q) LT115B, F QP-15A, E QP-15B, F QP-16B, F

D) - Dual Op Amp Q) — Quad Op Amp



^{**10}V Step, to 1mV at Sum Node. ***Maximum Value, 10V Step, to 1mV at Sum Node.

SELECTION BY DESIGN PARAMETER

LOW BIAS CURRENT

Max Input Bias Current (T_J = 25°C)

≤ 0.2nA	≤ 3nA	≤ 5nA	≤ 10n	A	
LF155 ALL LF156 ALL LF412A ALL LT1008 LT1012 ALL LT1022 ALL LT1024 ALL (D) LT1055 ALL LT1056 ALL LT1057 ALL LT1057 ALL	LM108 LM108A LT1001A LT1002A (D) LT1006 ALL OP-05 OP-05A OP-07 OP-07A	LT1001 LT1002 (D) LT1178A (D) LT1179A (Q) OP-05E OP-07E	LM308A LT1077A LT10778 (D) LT1078A (D) LT1079A (Q) LT1079A (Q) LT1178 (D) LT1179 (Q) OP-05C		
LT1058 ALL (Q)	Durent Feedback Arch		63 .01 .01/		
LT1097			BR BUT		
LT1122 ALL			1981, 125, 141		
LTC1047 (D)			BW JBJ H		
LTC1049 ALL LTC1050	78-9		11.0		
LTC1050			11.0		
LTC1052					
LTC1053	TEN, best Jest				
LTC1150	The second states		1		
LTC7652					
OP-15 ALL					
OP-16 ALL			10		
OP-97A/E OP-215 ALL (D)	HopA Appended from C		B.J.B		

(D) — Dual Op Amp (Q) — Quad Op Amp

SINGLE SUPPLY OPERATION (Inputs and Outputs Operate Down to Ground with +V, GND Voltage Supplies)

-			
	SINGLE	DUAL	QUAD
	LT1006	LT1013	LT1014
	LT1077	LT1078	LT1079
н	LTC1049	LT1178	LT1179
	LTC1050	LTC1047	LTC1053
	LTC1052	LTC1051	
	LTC1150		
	2101100		

LOW OFFSET VOLTAGE DRIFT Maximum Offset Voltage Drift

$\leq 0.05 \mu \text{V/}^{\circ}\text{C}$	≤ 0.6μV/°C	≤ 1µV/°C	≤1.5μV/°C	≤ 2.0μV/°C	≤3µV/°C	≤ 5 µ V /° C
LTC1047 (D)	LT1001A	LT1001	LT1002 (D)	LM10*	LT1006CN8	LH2108A (D)
LTC1050	LT1007A	LT1002A (D)	LT1006A	LM10B*	LT1013C (D)	LM10C*
LTC1050A	LT1012A	LT1007	LT1008	LT1006	LT1013M (D)	LM108A
LTC1051 (D)	LT1037A	LT1012C	LT1012M	LT1012D	LT1014C (Q)	LM308A
LTC1052	LTC1049 ALL	LT1037	LT1024A (D)	LT1012S8	LT1014M (Q)	LT1006S8
LTC1053 (Q)	OP-07A	LT1028 ALL	LT1124 (D)	LT1013A (D)	LT1078 (D)	LT1013D (D)
LTC1150	OP-27A/E	LT1124A (D)	LT1125 (Q)	LT1014A (Q)	LT1079 (Q)	LT1014D (Q)
	OP-37A/E	LT1125A (Q)	LT1126 (D)	LT1024 (D)	LT1178 (D)	LT1022A
		LT1126A (D)	LT1127 (Q)	LT1078A (D)	LT1179 (Q)	LT1055A
		LT1127A (Q)	OP-07	LT1079A (Q)		LT1056A
		OP-05A/E	OP-07E	OP-05		OP-05C
		OP-227A/E	640	OP-07C		OP-15A/E
		0P-237A/E	1408	OP-27C/G		OP-16A/E
		1.0		OP-37C/G		
		1.01	170	OP-227C/G		
	and the State of	m 1 4 5	(4)	OP-237C/G		

*Typical (D) — Dual Op Amp (Q) — Quad Op Amp

2

SELECTION BY DESIGN PARAMETER LOW NOISE

Typ Equivalent Input Noise Voltage per $\sqrt{\text{Hz}}, \, f$ = 10Hz, R_S = 100 Ω

≤ 1nV/√Hz	\leq 25nV/ \sqrt{Hz}
LT1028 ALL LT1115	*LF155 ALL *LF156 ALL *LF355 ALL LT1001 ALL LT1002 ALL (D)
≤ 5nV/\Hz LT1007 ALL LT1037 ALL LT1124 ALL (D) LT1125 ALL (O) LT1125 ALL (O) LT1127 ALL (O) 0P-27 ALL 0P-27 ALL 0P-27 ALL (D) 0P-237 ALL (D)	LT1006 ALL LT1008 LT1012 LT1013 ALL (D) LT1014 ALL (D) LT1022 ALL *LT1055 ALL *LT1056 ALL LTC7652 OP-05 ALL OP-07 ALL *OP-16 ALL

^{*100} Hz Noise (D) — Dual Op Amp

HIGH SLEW RATE Typ Slew Rate

≥ 10V/µs	≥ 50V /µ s	$\geq \text{100V}/\mu\text{s}$
LF412A (D)	LM118/318	LT1190
LT1022 ALL	LT118A/318A	LT1191
LT1028 ALL	LT1010	LT1192
LT1037 ALL	LT1122 ALL	LT1193
LT1055 ALL	LT1200	LT1194
LT1056A		LT1217
LT1057A (D)		LT1220
LT1058A (Q)		LT1221
LT1115		LT1222
LT1126 ALL (D)		LT1223
LT1127 ALL (Q)		LT1224
OP-16A, B		LT1225
OP-16E, F		LT1226
OP-37 ALL		LT1227
OP-215A, E (D)		LT1228
OP-237 ALL (D)		LT1229 (I
		LT1230 (0

⁽D) — Dual Op Amp (Q) — Quad Op Amp

LOW POWER Maximum Supply Current (per Amplifier)

\leq 50 μ A	≤ 60 µ A	≤ 1mA
LT1078A (D)	LT1077	LH2108A (D)
LT1079A (Q)	LT1078 (D)	LM108A
LT1178 (D)	LT1079 (Q)	LT1006
LT1178A (D)		LT1008
LT1179 (Q)		LT1012 ALL
LT1179A (Q)		LT1013 (D)
		LT1014 (Q)
		LT1024 (D)
		LT1079
		LTC1047
		LTC1049 ALI
		OP-97A/E

(D) — Dual Op Amp (Q) — Quad Op Amp

HIGH GAIN Typ Open Loop Gain

$\geq 200 \frac{V}{mV}$	$\geq 1000 \frac{V}{mV}$
LT118A	LT1006A
LT318A	LT1007
LT1001	LT1012 ALL
LT1002 (D)	LT1013 (D)
LT1006	LT1014 (Q)
LT1008	LT1028
LT1077	LT1037
LT1078 (D)	LT1077
LT1079 (Q)	LT1078
LT1178 (D)	LT1079
LT1179 (Q)	LT1097
OP-05	LT1115
OP-07	LT1124
	LT1125
	LT1126
	LT1127
	LTC1049 ALL
	LTC1050
	LTC1051
	LTC1052
	LTC1053
	LTC7652
	0P-27
	0P-37
	OP-97A/E
	OP-227 (D)
	OP-237 (D)

(D) — Dual Op Amp (Q) — Quad Op Amp

PACKAGES

TOTOTOL	.0									
							8888 8888	9 9 8 8 4 4 8 9 9 4 8 9 9 9 9		
H TO-5 8 LEAD 10 LEAD	J8 HERMETIC DIP 8 LEAD	J HERMETIC DIP 14 LEAD 16 LEAD 18 LEAD 20 LEAD 24 LEAD	N8 PLASTIC DIP 8 LEAD	N PLASTIC DIP 14 LEAD 16 LEAD 18 LEAD 20 LEAD 24 LEAD	D8 HERMETIC DIP 8 LEAD	D HERMETIC DIP 14 LEAD 16 LEAD 18 LEAD	S8 PLASTIC SO 8 LEAD	S PLASTIC SO 14 LEAD 16 LEAD	S PLASTIC SOL 16 LEAD 18 LEAD 20 LEAD 24 LEAD 28 LEAD	W CERPAK 10 LEAD

BETOMRARY NORTH BY DOTTON AND THE STATE OF T

'yn Equivalent Input Noise Vollage rer VMz, 1 = 16Hz, Re = 10θΩ

- and attract - 10) short \$1.00

.GW PGWER Reximum Supply Gurrent (per Amplifier)

мар неп

HIGH SLEW RATE

gmA g8 mm0 - (0) gma g0 mid - (i)

PERMIT



SECTION 2—AMPLIFIERS

PRECISION OPERATIONAL AMPLIFIERS	
LT1007CS8/LT1037CS8, Low Noise, High Speed Precision Operational Amplifiers	2-16
LT1013/LT1014, Dual/Quad Precision Operational Amplifiers	2-19
LT1028CS8, Ultra-Low Noise Precision High Speed Operational Amplifier	2-38
LT1057S/LT1057IS, LT1058S/LT1058IS, Dual/Quad JFET Input Precision High Speed Op Amps	2-41
LT1057S8/LT1057IS8, Dual JFET Input Precision High Speed Op Amps	2-44
LT1077, Micropower, Single Supply, Precision Operational Amplifier	2-45
LT1078/LT1079, Micropower, Dual/Quad, Single Supply, Precision Operational Amplifiers	2-56
LT1097, Low Cost, Low Power Precision Operational Amplifier	2-74
LT1112/LT1114, Dual/Quad Low Power Precision, Picoamp Input Operational Amplifiers	13-43
LT1115, Ultra-Low Noise, Low Distortion, Audio Operational Amplifier	2-82
LT1124/LT1125, Dual/Quad Low Noise, High Speed Precision Operational Amplifiers	2-94
LT1126/LT1127, Dual/Quad Decompensated Low Noise, High Speed Precision Operational Amplifiers	2-105
LT1128, Unity Gain Stable Ultra-Low Noise Precision LT1028 Type Operational Amplifier	13-50
LT1178/LT1179, 17µA Max, Dual/Quad, Single Supply, Precision Operational Amplifiers	2-112
PRECISION OPERATIONAL AMPLIFIERS, ENHANCED AND SECOND SOURCE	
OP-270/OP-470, Dual/Quad Low Noise, Precision Operational Amplifiers	2-120





Low Noise, High Speed Precision Operational Amplifiers

FEATURES

- Guaranteed 4.5nV/√Hz 10Hz Noise
- Guaranteed 3.8nV/√Hz 1kHz Noise
- 0.1Hz to 10Hz Noise, 60nVp-p, Typical
- Guaranteed 5 Million Min. Voltage Gain, $R_1 = 2k\Omega$
- Guaranteed 2 Million Min. Voltage Gain, R_L = 600Ω
- Guaranteed 60µV Max. Offset Voltage
- Guaranteed 1.0μV/°C Max. Drift with Temperature
- Guaranteed 11V/µsec Min. Slew Rate (LT1037)
- Guaranteed 110dB Min. CMRR

APPLICATIONS

- Low Noise Signal Processing
- Microvolt Accuracy Threshold Detection
- Strain Gauge Amplifiers
- Direct Coupled Audio Gain Stages
- Sine Wave Generators
- Tape Head Preamplifiers
- Microwave Preamplifiers

DESCRIPTION


Next to the LT1028, the LT1007/LT1037 series features the lowest noise performance available to date for monolithic operational amplifiers: $2.5\text{nV}/\sqrt{\text{Hz}}$ wideband noise (less than the noise of a 400Ω resistor), 1/f corner frequency of 2Hz and 60nV peak-to-peak 0.1Hz to 10Hz noise. Low noise is combined with outstanding precision and speed specifications: $20\mu\text{V}$ offset voltage, $0.3\mu\text{V}/^\circ\text{C}$ drift, 126dB common mode and power supply rejection, and 60MHz gain-bandwidth-product on the decompensated LT1037, which is stable for closed loop gains of 5 or greater.

The voltage gain of the LT1007/LT1037 is an extremely high 20 million driving a $2k\Omega$ load and 12 million driving a 600Ω load to $\pm 10V$.


In the design, processing, and testing of the device, particular attention has been paid to the optimization of the entire distribution of several key parameters. Consequently, the specifications have been spectacularly improved compared to competing amplifiers.

The sine wave generator application shown below utilizes the low noise and low distortion characteristics of the LT1037.

Ultra-Pure 1kHz Sine Wave Generator




0.1Hz to 10Hz Noise



ABSOLUTE MAXIMUM RATINGS

Supply Voltage	±22V
Input Voltage	
Output Short Circuit Duration	Indefinite
Differential Input Current (Note 5	5)±25mA
Operating Temperature Range	0°C to 70°C
Storage Temperature Range	
All Devices	65°C to 150°C
Lead Temperature (Soldering, 10) sec.)300°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $v_S = \pm 15 V$, $T_A = 25 ^{\circ} C$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	LT1007C LT1037C TYP	MAX	UNITS
Vos	Input Offset Voltage	(Note 1)		20	60	μV
$\frac{\Delta V_{OS}}{\Delta Time}$	Long Term Input Offset Voltage Stability	(Notes 2 and 3)	or ingle to senting the age of the senting to the s	0.2	1.0	μV/Mo
los	Input Offset Current	magnitude State State of the St	ne de la	12	50	nA
I _B	Input Bias Current	sertion, changes in 20x02	ga to surort tal	±15	±55	ayab 0 nA
e _n	Input Noise Voltage	0.1Hz to 10Hz (Note 3)	WHE EA	0.06	0.13	μVр-р
	Input Noise Voltage Density	f ₀ = 10Hz (Note 3) f ₀ = 1000Hz (Note 3)	u aleso urgina	2.8 2.5	4.5 3.8	nV/√Hz nV/√Hz
i _n	Input Noise Current Density	f ₀ = 10Hz (Note 3) f ₀ = 1000Hz (Note 3)		1.5 0.4	4.0 0.6	pA/√Hz pA/√Hz
	Input Resistance—Common Mode			5		GΩ
	Input Voltage Range		±11.0	±12.5		V
CMRR	Common Mode Rejection Ratio	V _{CM} = ±11V	110	126		dB
PSRR	Power Supply Rejection Ratio	V _S = ±4V to ±18V	106	126		dB
A _{VOL}	Large Signal Voltage Gain	$\begin{aligned} R_L &\geq 2k\Omega, \ V_0 = \pm 12V \\ R_L &\geq 1k\Omega, \ V_0 = \pm 10V \\ R_L &\geq 600\Omega, \ V_0 = \pm 10V \end{aligned}$	5.0 3.5 2.0	20.0 16.0 12.0		V/μV V/μV V/μV
V _{OUT}	Maximum Output Voltage Swing	$\begin{aligned} R_L &\geq 2k\Omega \\ R_L &\geq 600\Omega \end{aligned}$	±12.5 ±10.5	±13.5 ±12.5		V
SR	Slew Rate LT1007 LT1037	$R_L \ge 2k\Omega$ $A_{VCL} \ge 5$	1.7 11	2.5 15		V/µs V/µs
GBW	Gain-Bandwidth Product LT1007 LT1037	$f_0 = 100 \text{kHz (Note 4)}$ $f_0 = 10 \text{kHz (Note 4), (A_{VCL} \ge 5)}$	5.0 45	8.0 60		MHz MHz
Z ₀	Open Loop Output Resistance	$V_0 = 0, I_0 = 0$		70		Ω
P _d	Power Dissipation LT1007 LT1037			80 85	140 140	mW mW

ELECTRICAL CHARACTERISTICS $V_8 = \pm 15 V$, $0^{\circ}C \le T_A \le 70^{\circ}C$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	LT1007C LT1037C TYP	MAX	UNITS	
Vos	Input Offset Voltage	(Note 1)		Eupt	35	110	μV
$\frac{\Delta V_{OS}}{\Delta Temp}$	Average Input Offset Drift	(Note 6)	•	1	0.3	1.0	μV/°C
Ios	Input Offset Current	日			15	70	nA
I _B DAIXAAN	Input Bias Current		•		±20	±75	nA
vor	Input Voltage Range	3°031 of 3°03		±10.5	±11.8	soowal	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 10.5V$		106	120	TUTSTERDINE	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4.5 V \text{ to } \pm 18 V$	•	102	120		dB
A _{VOL}	Large Signal Voltage Gain	$\begin{aligned} R_L &\geq 2k\Omega, \ V_0 = \pm 10V \\ R_L &\geq 1k\Omega, \ V_0 = \pm 10V \end{aligned}$		2.5 2.0	18.0 14.0		V/μV V/μV
V _{OUT}	Maximum Output Voltage Swing	$R_L \ge 2k\Omega$	•	±12.0	±13.6	AMAT	V
Pd	Power Dissipation				90	160	mW

The • denotes the specifications which apply over full operating temperature range.

Note 1: Input Offset Voltage measurements are performed by automatic test equipment approximately 0.5 seconds after application of power.

Note 2: Long Term Input Offset Voltage Stability refers to the average trend line of Offset Voltage vs Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in V_{OS} during the first 30 days are typically $2.5\mu V$.

Note 3: This parameter is tested on a sample basis only.

Note 4: This parameter is guaranteed by design and is not tested.

Note 5: The inputs are protected by back-to-back diodes. Current limiting resistors are not used in order to achieve low noise. If differential input voltage exceeds $\pm 0.7V$, the input current should be limited to 25mA.

Note 6: The Average Input Offset Drift performance is within the specifications unnulled or when nulled with a pot having a range of $8k\Omega$ to $20k\Omega$.



FEATURES

Single Supply Operation
 Input Voltage Range Extends to Ground
 Output Swings to Ground while Sinking Current

■ Pin Compatible to 1458 and 324 with Precision Specs

■ Guaranteed Offset Voltage 150μV Max. ■ Guaranteed Low Drift 2μV/°C Max. ■ Guaranteed Offset Current 0.8nA Max.

■ Guaranteed High Gain

5mA Load Current 1.5 Million Min. 17mA Load Current 0.8 Million Min.

■ Guaranteed Low Supply Current 500μA Max. ■ Low Voltage Noise, 0.1Hz to 10Hz 0.55μVp-p

■ Low Current Noise—Better than OP-07, 0.07 pA/√Hz

APPLICATIONS

- Battery-Powered Precision Instrumentation
 Strain Gauge Signal Conditioners
 Thermocouple Amplifiers
 Instrumentation Amplifiers
- ■4mA-20mA Current Loop Transmitters
- Multiple Limit Threshold Detection
- Active Filters
- Multiple Gain Blocks

Quad Precision Op Amp (LT1014) Dual Precision Op Amp (LT1013)


DESCRIPTION

The LT1014 is the first precision quad operational amplifier which directly upgrades designs in the industry standard 14-pin DIP LM324/LM348/OP-11/4156 pin configuration. It is no longer necessary to compromise specifications, while saving board space and cost, as compared to single operational amplifiers.

The LT1014's low offset voltage of $50\mu V$, drift of $0.3\mu V/^{\circ}C$, offset current of 0.15nA, gain of 8 million, common-mode rejection of 117dB, and power supply rejection of 120dB qualify it as four truly precision operational amplifiers. Particularly important is the low offset voltage, since no offset null terminals are provided in the quad configuration. Although supply current is only $350\mu A$ per amplifier, a new output stage design sources and sinks in excess of 20mA of load current, while retaining high voltage gain.

Similarly, the LT1013 is the first precision dual op amp in the 8-pin industry standard configuration, upgrading the performance of such popular devices as the MC1458/1558, LM158 and OP-221. The LT1013's specifications are similar to (even somewhat better than) the LT1014's.

Both the LT1013 and LT1014 can be operated off a single 5V power supply: input common-mode range includes ground; the output can also swing to within a few millivolts of ground. Crossover distortion, so apparent on previous single-supply designs, is eliminated. A full set of specifications is provided with \pm 15V and single 5V supplies.




ABSOLUTE MAXIMUM RATINGS

Supply Voltage	±22V
	ge ± 30V
Input Voltage	Equal to Positive Supply Voltage
lanoitarego baup nela	5V Below Negative Supply Voltage
Output Short Circuit Du	rationIndefinite
Storage Temperature R	
All Grades	– 65°C to 150°C

Lead Temperature (Soldering, 10 sec.)300°C
Operating Temperature Range
LT1013AM/LT1013M/
LT1014AM/LT1014M – 55°C to 125°C
LT1013AC/LT1013C/LT1013D
LT1014AC/LT1014C/LT1014D0°C to 70°C
LT1013I/LT1014I – 40°C to 85°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$, $V_{CM} = 0V$, $T_A = 25$ °C unless otherwise noted

SYMBOL	PARAMETER 110 to morning the state of the st	CONDITIONS	LT1013AM/AC LT1014AM/AC			Proff (UNITS		
		con con	MIN	TYP	MAX	MIN	TYP	MAX	
V _{OS}	Input Offset Voltage	LT1013 LT1014 LT1013D/I, LT1014D/I	= 3	40 50 —	150 180		60 60 200	300 300 800	μV μV μV
	Long Term Input Offset Voltage Stability	046 C 000 E 27 Years		0.4	1	-	0.5		μV/Mo.
I _{OS}	Input Offset Current	一一位章	-+	0.15	0.8	A	0.2	1.5	nA
IB	Input Bias Current	tee 5	-	12	20	-	15	30	nA
en	Input Noise Voltage	0.1Hz to 10Hz	- 10	0.55	1-4-	-	0.55	-	μVp-p
e _n	Input Noise Voltage Density	$f_0 = 10Hz$ $f_0 = 1000Hz$	=	24 22	1= 0	=	24 22	_	nV/√Hz nV/√Hz
in	Input Noise Current Density	f ₀ = 10Hz	11-400	0.07	-	aat oo jaati	0.07	Washing and	pA/√Hz
	Input Resistance—Differential Common-Mode	(Note 1)	100	400 5		70 —	300 4	PO NOW OF	MΩ

ELECTRICAL CHARACTERISTICS

 $V_S = \pm 15V$, $V_{CM} = 0V$, $T_A = 25$ °C unless otherwise noted

SYMBOL	PARAMETER 088 08	CONDITIONS	17 (1-37)	LT1013AM/A LT1014AM/A	350 / W G - 10	28	LT1013C/D/ LT1014C/D/		UNITS
V4 100	150 480 + 200 76 300 980 + 400 15		MIN	TYP	MAX	MIN	TYP	MAX	
A _{VOL}	Large Signal Voltage Gain	$V_0 = \pm 10V, R_L = 2k$ $V_0 = \pm 10V, R_L = 600\Omega$	1.5	8.0 2.5	_ (S s	1.2	7.0 2.0	elt(1_tuen)	V/μV V/μV
An Q	Input Voltage Range	- 0.8 8.0 - 00 81	+ 13.5 - 15.0	+13.8 -15.3	V0 V 2+	+ 13.5 - 15.0	+13.8 -15.3	- 1 (600 1 7 135	V
CMRR	Common-Mode Rejection Ratio	$V_{CM} = +13.5V, -15.0V$	100	117	VO <u>12</u> 8 +	97	114		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2V \text{ to } \pm 18V$	103	120	T.VOFE	100	117	Large_Sign	dB
	Channel Separation	$V_0 = \pm 10V, R_L = 2k$	123	140	_	120	137	(day)	dB
V _{OUT}	Output Voltage Swing	$R_L = 2k$	± 13	±14	0.614 =	± 12.5	±14	Common	V
90	Slew Rate	- H1 001	0.2	0.4	01 1/2 #	0.2	0.4	THE ABMOU	V/µS
Is	Supply Current	Per Amplifier		0.35	0.50	_	0.35	0.55	mA

Note 1: This parameter is guaranteed by design and is not tested. Typical parameters are defined as the 60% yield of parameter distributions of individual amplifiers; i.e., out of 100 LT1014s (or 100 LT1013s) typically 240 op amps (or 120) will be better than the indicated specification.

ELECTRICAL CHARACTERISTICS

 $V_S^+ = +5V$, $V_S^- = 0V$, $V_{OUT} = 1.4V$, $V_{CM} = 0V$, $T_A = 25$ °C unless otherwise noted

	NOUSFORM TYP MAR SYT	INW TYP MAX MIN		LT1013AM/A	AC.	100	.T1013C/D/I/	M	JOSETY
SYMBOL	PARAMETER	CONDITIONS	0	LT1014AM/A	C		T1014C/D/I		UNITS
	re 011 - 000 es	- 000 EV	MIN	TYP	MAX	MIN	TYP	MAX	
V _{0S}	Input Offset Voltage	LT1013 LT1014 LT1013D/I, LT1014D/I	<u>-</u>	60 70 —	250 280		90 90 250	450 450 950	μV μV μV
I _{OS}	Input Offset Current		1 20	0.2	1.3	714	0.3	2.0	nA
IB	Input Bias Current	100		15	35	10-	18	50	nA
A _{VOL}	Large Signal Voltage Gain	$V_0 = 5$ mV to 4V, $R_L = 500\Omega$	11-	1.0	-	-	1.0	and Tunni	V/µV
An	Input Voltage Range	- 18 55 -	+3.5	+3.8 -0.3	VO U L I	+3.5	+3.8 -0.3	- 10	V
V _{OUT}	Output Voltage Swing	Output Low, No Load Output Low, 600Ω to Ground Output Low, I _{SINK} = 1mA		15 5 220	25 10 350	37 00	15 5 220	25 10 350	mV mV
2h	- att 50 - err	Output High, No Load Output High, 600Ω to Ground	4.0	4.4 4.0	_ 	4.0 3.4	4.4 4.0		mV V
Is	Supply Current	Per Amplifier	1-	0.31	0.45	104	0.32	0.50	mA

ELECTRICAL CHARACTERISTICS $v_{S} = \pm 15 \text{V}, \ v_{CM} = 0 \text{V}, \ -55^{\circ}\text{C} \leq T_{A} \leq 125^{\circ}\text{C}$ unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS			T1013AM		LT1014AM MIN TYP MAX			LT1013M/LT1014M			UNITS
				MIN	TYP	MAX	MIN	ITP	MAX	MIN	TYP	MAX	
V _{OS}	Input Offset Voltage	$V_S = +5V$, 0V; $V_0 = +1.4V$	•	7	80	300	-	90	350	-	110	550	μV
	Magizarerti	-55°C≤T _A ≤100°C		-	80	450	HOMO	90	480	_ 83	100	750	μV
		V _{CM} = 0.1V, T _A = 125°C		-	120	450	-	150	480	-	200	750	μV
	XAM SYT H	V _{CM} = 0V, T _A = 125°C		-	250	900	-	300	960	-	400	1500	μV
VaVV	Input Offset Voltage Drift	(Note 2)		>	0.4	2.0	-	0.4	2.0	yst lo v la	0.5	2.5	μV/°C
los	Input Offset Current	0 - 68 8		_	0.3	2.5	E -0V	0.3	2.8	-	0.4	5.0	nA
00	- 8.CT+ 2.	$V_S = +5V$, 0V; $V_0 = +1.4V$		-	0.6	6.0	-	0.7	7.0	gri nl i sg	0.9	10.0	nA
I _B	Input Bias Current	E-10.3 - 0.4F- 0		-	15	30	_	15	30	_	18	45	nA
Eb i i	- 40	$V_S = +5V$, 0V; $V_0 = +1.4V$		-	20	80	= 75 V	25	90	jeH a bol	28	120	nA
A _{VOL}	Large Signal Voltage Gain	$V_0 = \pm 10V, R_L = 2k$	•	0.5	2.0	27-10	0.4	2.0	sf i n oic	0.25	2.0	9-	V/µV
CMRR	Common-Mode Rejection	$V_{CM} = +13.0V, -14.9V$		97	114	_	96	114	- 0	94	113	0-1	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2V \text{ to } \pm 18V$	•	100	117	-	100	117		97	116	R=	dB
V _{OUT}	Output Voltage Swing	$R_L = 2k$ $V_S = +5V$, 0V; $R_L = 600\Omega$ to Ground	•	±12	±13.8	<u>te</u> llille	± 12	± 13.8	-	±11.5	± 13.8		V
		Output Low		-	6	15	BILL F	6	15	RUO SI I	6	18	mV
		Output High		3.2	3.8	19 <u>7.0</u> 611	3.2	3.8	9 8 11 8	3.1	3.8	135 6 76	V
Is	Supply Current			-	0.38	0.60	-	0.38	0.60	20101	0.38	0.7	mA
	Per Amplifier	$V_S = +5V$, 0V; $V_0 = +1.4V$		_	0.34	0.55	_	0.34	0.55	-	0.34	0.65	mA

ELECTRICAL CHARACTERISTICS

 $V_S = \pm \, 15 \text{V}, V_{CM} = 0 \text{V}, -\, 40 \text{°C} \leq T_A \leq 85 \text{°C for LT1013I}, \text{LT1014I}, 0 \text{°C} \leq T_A \leq 70 \text{°C for LT1013C}, \text{LT1013D}, \text{LT1014C}, \text{LT1014D unless otherwise noted}$

SYMBOL	PARAMETER	CONDITIONS		itto exel	LT1013AC		LT1014AC		LT1013C/D/I LT1014C/D/I			UNITS	
	MARKING PRINTS	CHICAGIGAC		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V _{OS}	Input Offset Voltage	LT1013D/I, LT1014D/I V _S = +5V, 0V; V _O = 1.4V LT1013D/I, LT1014D/I		Ξ	55 75	240 — 350	10#30 —	65 - 85	270 — 380	- H37	80 230 110	400 1000 570	μV μV μV
	90 450	$V_S = +5V, 0V; V_O = 1.4V$		-	_	_	870ITA	-	_	aguriloV, to	280	1200	μV
Va	Average Input Offset Voltage Drift	(Note 2) LT1013D/I, LT1014D/I		-	0.3	2.0	<u> </u>	0.3	2.0	-	0.4	2.5 5.0	μV/°C μV/°C
I _{OS}	Input Offset Current	$V_S = +5V$, 0V; $V_0 = 1.4V$		=	0.2 0.4	1.5 3.5	=	0.2	1.7	memu3	0.3	2.8 6.0	nA nA
IB	Input Bias Current	$V_S = +5V$, 0V; $V_0 = 1.4V$		-	13 18	25 55	- D-	13 20	25 60	gallov isi igna Pang	16 24	38 90	nA nA
A _{VOL}	Large Signal Voltage Gain	$V_0 = \pm 10V, R_L = 2k$		1.0	5.0	-	1.0	5.0	_	0.7	4.0	_	V/µV
CMRR	Common-Mode Rejection Ratio	$V_{CM} = +13.0V, -15.0V$	•	98	116	30 , wo.	98	116	- 1	94	113		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2V \text{ to } \pm 18V$	•	101	119	d Ti gili di dole	101	119	-	97	116	-	dB
V _{OUT}	Output Voltage Swing	$R_L = 2k$ $V_S = +5V$, 0V; $R_L = 600\Omega$	•	± 12.5	± 13.9	1704(6)	± 12.5	± 13.9	-	± 12.0	± 13.9	8-13	V
		Output Low Output High	•	3.3	6 3.9	13	3.3	6 3.9	13	3.2	6 3.9	13	mV V
Is	Supply Current per Amplifier	$V_S = +5V$, 0V; $V_0 = 1.4V$	•	_	0.36 0.32	0.55 0.50	_	0.36	0.55	_	0.37	0.60 0.55	mA mA

Note 2: This parameter is not 100% tested.


The • denotes the specifications which apply over the full operating temperature range.




2

TYPICAL PERFORMANCE CHARACTERISTICS







Offset Voltage vs Balanced Source Resistance




Warm-Up Drift




Common-Mode Rejection Ratio vs Frequency




Power Supply Rejection Ratio vs Frequency




0.1Hz to 10Hz Noise




Noise Spectrum



10Hz Voltage Noise




Supply Current vs Temperature







TYPICAL PERFORMANCE CHARACTERISTICS

Input Bias Current vs Common-Mode Voltage (A) NO NS + 4 (A) $\frac{15}{100}$ $\frac{15}{10$








Output Saturation vs Sink Current vs Temperature V + = 5V TO 30V V = 0VI_{SINK} = 10mA SATURATION VOLTAGE (V) I_{SINK}=5mA I_{SINK}=1mA 0.1 $I_{SINK} = 100 \mu A$ $I_{SINK} = 10\mu A$ 0.01 -50 -25 25 50 75 TEMPERATURE (°C) 100 125




Small Signal Transient













2


TYPICAL PERFORMANCE CHARACTERISTICS











APPLICATIONS INFORMATION

Single Supply Operation

The LT1013/1014 are fully specified for single supply operation, i.e., when the negative supply is OV. Input common-mode range includes ground; the output swings within a few millivolts of ground. Single supply operation, however, can create special difficulties, both at the input and at the output. The LT1013/LT1014 have specific circuitry which addresses these problems.

At the input, the driving signal can fall below 0V—inadvertently or on a transient basis. If the input is more than

a few hundred millivolts below ground, two distinct problems can occur on previous single supply designs, such as the LM124, LM158, OP-20, OP-21, OP-220, OP-221, OP-420:

a) When the input is more than a diode drop below ground, unlimited current will flow from the substrate (V $^-$ terminal) to the input. This can destroy the unit. On the LT1013/1014, the 400Ω resistors, in series with the input (see schematic diagram), protect the devices even when the input is 5V below ground.

APPLICATIONS INFORMATION

(b) When the input is more than 400mV below ground (at $25\,^{\circ}$ C), the input stage saturates (transistors Q3 and Q4) and phase reversal occurs at the output. This can cause lock-up in servo systems. Due to a unique phase reversal protection circuitry (Q21, Q22, Q27, Q28), the LT1013/1014's outputs do not reverse, as illustrated below, even when the inputs are at -1.5V.

There is one circumstance, however, under which the phase reversal protection circuitry does not function: when the other op amp on the LT1013, or one specific amplifier of the other three on the LT1014, is driven hard into negative saturation at the output.

Phase reversal protection does not work on amplifier: A when D's output is in negative saturation. B's and C's outputs have no effect.

B when C's output is in negative saturation. A's and D's outputs have no effect.

C when B's output is in negative saturation. A's and D's outputs have no effect.

D when A's output is in negative saturation. B's and C's outputs have no effect.

At the output, the aforementioned single supply designs either cannot swing to within 600mV of ground (OP-20) or cannot sink more than a few microamperes while swinging to ground (LM124, LM158). The LT1013/1014's all-NPN output stage maintains its low output resistance and high gain characteristics until the output is saturated.

In dual supply operations, the output stage is crossover distortion-free.


Comparator Applications

The single supply operation of the LT1013/1014 lends itself to its use as a precision comparator with TTL compatible output:

In systems using both op amps and comparators, the LT1013/1014 can perform multiple duties; for example, on the LT1014, two of devices can be used as op amps and the other two as comparators.

 $V_S = 5V, 0V$

Voltage Follower with Input Exceeding the Negative Common-Mode Range



50µs/DIV

 $V_S = 5V, 0V$

50µs/DIV

2

APPLICATIONS INFORMATION


Low Supply Operation

The minimum supply voltage for proper operation of the LT1013/1014 is 3.4V (three Ni-Cad batteries). Typical supply current at this voltage is $290\mu\text{A}$, therefore power dissipation is only one milliwatt per amplifier.

Noise Testing


For application information on noise testing and calculations, please see the LT1007 or LT1008 data sheet.

Test Circuit for Offset Voltage and Offset Drift with Temperature




TYPICAL APPLICATIONS


50MHz Thermal rms to DC Converter




5V Single Supply Dual Instrumentation Amplifier



Hot Wire Anemometer



Liquid Flowmeter







2

TYPICAL APPLICATIONS


5V Powered Precision Instrumentation Amplifier




9V Battery Powered Strain Gage Signal Conditioner




5V Powered Motor Speed Controller No Tachometer Required




5V Powered EEPROM Pulse Generator




Methane Concentration Detector with Linearized Output




Low Power 9V to 5V Converter



5V Powered 4mA-20mA Current Loop Transmitter †




Fully Floating Modification to 4mA-20mA Current Loop †



2

TYPICAL APPLICATIONS

5V Powered, Linearized Platinum RTD Signal Conditioner



ALL RESISTORS ARE TRW-MAR-6 METAL FILM.

RATIO MATCH 2M-200K ± 0.01%.

TRIM SEQUENCE:

SET SENSOR TO 0° VALUE.

ADJUST ZERO FOR OV OUT.


SET SENSOR TO 100°C VALUE.

ADJUST GAIN FOR 1.000V OUT.


SET SENSOR TO 400°C.

ADJUST LINEARITY FOR 4.000V OUT, REPEAT AS REQUIRED.


Strain Gage Bridge Signal Conditioner




LVDT Signal Conditioner




Triple Op Amp Instrumentation Amplifier with Bias Current Cancellation




Low Dropout Regulator for 6V Battery




Voltage Controlled Current Source with Ground Referred Input and Output




6V to ±15V Regulating Converter




Low Power, 5V Driven, Temperature Compensated Crystal Oscillator (TXCO) †



Step-Up Switching Regulator for 6V Battery



L1 = AIE—VERNITRON 24-104 78% EFFICIENCY







Ultra Low Noise Precision High Speed Op Amp

FEATURES

Available in 8-Pin SO Package

Voltage Noise
 1.2nV/√Hz Max at 1kHz
 0.9nV/√Hz Typ at 1kHz

1.0nV/√Hz Typ at 10Hz

35nV_{P-P} Typ, 0.1Hz to 10Hz

Voltage and Current Noise 100% Tested

Gain-Bandwidth Product 50MHz Min

Slew Rate 11V/µs Min

■ Offset Voltage 80µV Max ■ Voltage Gain 5 Million Min

■ Drift with Temperature 1µV/°C Max

APPLICATIONS

- Low Noise Frequency Synthesizers
- High Quality Audio
- Infrared Detectors
- Accelerometer and Gyro Amplifiers
- 350Ω Bridge Signal Conditioning
- Magnetic Search Coil Amplifiers
- Hydrophone Amplifiers


DESCRIPTION

The LT1028 achieves a new standard of excellence in noise performance with 0.9nV/ $\sqrt{\text{Hz}}$ 1kHz noise, 1.0nV/ $\sqrt{\text{Hz}}$ 10Hz noise. This ultra low noise is combined with excellent high speed specifications (gain-bandwidth product is 75MHz), distortion-free output, and true precision parameters (0.2 μ V/°C drift, 20 μ V offset voltage, 30 million voltage gain). Although the LT1028 input stage operates at nearly 1mA of collector currents to achieve low voltage noise, input bias current is only 30nA.


The LT1028's voltage noise is less than the noise of a 50Ω resistor. Therefore, even in very low source impedance transducer or audio amplifier applications, the LT1028's contribution to total system noise will be negligible.

TYPICAL APPLICATION

Flux Gate Amplifier




Flux Gate Amplifier



1028 TA02

ABSOLUTE MAXIMUM RATINGS PACKAGE/ORDER INFORMATION

Supply Voltage	±22V
Differential Input Current (Note 4)	
Input Voltage E	qual to Supply Voltage
Output Short Circuit Duration	
Operating Temperature Range	
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10	sec.)300°C



ELECTRICAL CHARACTERISTICS $V_8 = \pm 15 V$, $T_A = 25 ^{\circ} C$, unless otherwise noted.

SYMBOL	PARAMETER		CONDITIONS	MIN TYP MAX	UNITS
Vos	Input Offset Voltage	9	(Note 1)	20 80	μV
ΔV _{OS} ΔTime	Long Term Input Offset Voltage S	Stability	(Note 2)	0.3	μV/Mo
los	Input Offset Current	Supplied for most W	V _{CM} = 0V	18 100	nA
I _B	Input Bias Current		V _{CM} = 0V	±30 ±180	nA
e _n	Input Noise Voltage	0	0.1Hz to 10Hz (Note 3)	35 90	nV _{P-P}
OPPORT	Input Noise Voltage Density	0	f _O = 10Hz (Note 3) f _O = 1000Hz, 100% Tested	1.0 1.9 0.9 1.2	nV/√Hz nV/√Hz
in	Input Noise Current Density	9	f ₀ = 10Hz (Note 3 and 5) f ₀ = 1000Hz, 100% Tested	4.7 12.0 1.0 1.8	pA/√Hz pA/√Hz
R _{IN}	Input Resistance Common Mode Differential Mode	9	V(0HV	300 20	MΩ kΩ
CIN	Input Capacitance		MATERIAL SERVICE	5	pF
VARME.	Input Voltage Range		VM - W mile 2 d	±11.0 ±12.2	V
CMRR	Common Mode Rejection Ratio	0	V _{CM} = ±11V	110 126	dB
PSRR	Power Supply Rejection Ratio	0.1	V _S = ±4V to ±18V	110 132	dB
Avol	Large Signal Voltage Gain	ia Ino al bezu fon	$\begin{array}{l} R_L \geq 2k\Omega, \ V_0 = \pm 12V \\ R_L \geq 1k\Omega, \ V_0 = \pm 10V \\ R_L \geq 600\Omega, \ V_0 = \pm 10V \end{array}$	5.0 30.0 3.5 20.0 2.0 15.0	V/μV V/μV V/μV
V _{OUT}	Maximum Output Voltage Swing	n aris ,W&, it± abs This al seven Im	$\begin{array}{l} R_L \geq 2k\Omega \\ R_L \geq 600\Omega \end{array}$	±12.0 ±13.0 ±10.5 ±12.2	V
SR	Slew Rate	british at (aless	A _{VCL} = -1	11 15	V/µs
GBW	Gain-Bandwidth Product	moshi saon k	f ₀ = 20kHz (Note 6)	50 75	MHz
Z ₀	Open Loop Output Impedance	iong Melabras	$V_0 = 0, I_0 = 0$	80	Ω
Is	Supply Current	non from the si	periods ofter the first and to intere	7.6 10.5	mA

ELECTRICAL CHARACTERISTICS $V_8 = \pm 15V$, $0^{\circ}C \le T_A \le 70^{\circ}C$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN TYP	MAX	UNITS
Vos	Input Offset Voltage	(Note 1)		30	125	μV
ΔV _{OS} ΔTemp	Average Input Offset Voltage Drift	(Note 7)	allo (0.2	1.0	μV/°C
I _{OS}	Input Offset Current	V _{CM} = 0V		22	130	nA
I _B	Input Bias Current	V _{CM} = 0V	G8-	±40	±240	nA
	Input Voltage Range	25043-6	•	±10.5 ±12.0	9) 01025190	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 10.5V$	•	106 124		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4.5 \text{V to } \pm 18 \text{V}$	•	107 132		dB
A _{VOL}	Large Signal Voltage Gain	$R_L \ge 2k\Omega$, $V_0 = \pm 10V$ $R_L \ge 1k\Omega$, $V_0 = \pm 10V$	72	3.0 25.0 2.5 18.0	JADIA	V/μV V/μV
V _{OUT}	Maximum Output Voltage Swing	$\begin{aligned} R_L &\geq 2k\Omega \\ R_L &\geq 600\Omega \end{aligned}$:	±11.5 ±12.7 ±9.0 ±10.5	PETERAL AS	V
Is	Supply Current	(I stolf)	•	8.2	11.5	mA

ELECTRICAL CHARACTERISTICS $V_S = \pm 15V, -40^{\circ}C \le T_A \le 85^{\circ}C$, unless otherwise noted. (Note 8)

SYMBOL	PARAMETER	CONDITIONS		MIN TYP	MAX	UNITS
Vos	Input Offset Voltage	0.1Nz to 10Hz (Nata 1)	•	35	150	μV
ΔV _{OS} ΔTemp	Average Input Offset Voltage Drift	fo.= 1012 (Note 3) fo.= 1000Hz, 100% Tested	•	0.25	1.0	μV/°C
I _{OS}	Input Offset Current	V _{CM} = 0V	•	28	180	nA
IB	Input Bias Current	V _{CM} = 0V	•	±45	±300	nA
DM	Input Voltage Range		•	±10.4 ±11.8	Commi	V
CMRR	Common Mode Rejection Ratio	V _{CM} = ±10.4V	•	102 123	ig tig tal C	dB
PSRR	Power Supply Rejection Ratio	V _S = ±4.5V to ±18V	•	106 131	sqst/ forgot	dB
A _{VOL}	Large Signal Voltage Gain	$R_L \ge 2k\Omega$, $V_0 = \pm 10V$ $R_L \ge 1k\Omega$, $V_0 = \pm 10V$		2.5 20.0 2.0 14.0	Commonia	V/μV V/μV
V _{OUT}	Maximum Output Voltage Swing	$R_L \ge 2k\Omega$	•	±11.0 ±12.5	Power Sug	V
Is	Supply Current	R ₂ ≥ 25Q2, V ₀ = ±12V	•	8.7	12.5	mA

The • denotes specifications which apply over the full operating temperature range.

Note 1: Input Offset Voltage measurements are performed by automatic test equipment approximately 0.5 sec. after application of power. In addition, at $T_A = 25^{\circ}$ C, offset voltage is measured with the chip heated to approximately 55°C to account for the chip temperature rise when the device is fully warmed up.

Note 2: Long Term Input Offset Voltage Stability refers to the average trend line of Offset Voltage vs. Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in V_{OS} during the first 30 days are typically $2.5\mu V$.

Note 3: This parameter is tested on a sample basis only.

Note 4: The inputs are protected by back-to-back diodes. Current limiting

resistors are not used in order to achieve low noise. If differential input voltage exceeds $\pm 1.8V$, the input current should be limited to 25mA.

Note 5: Current noise is defined and measured with balanced source resistors. The resultant voltage noise (after substracting the resistor noise on an RMS basis) is divided by the sum of the two source resistors to obtain current noise. Maximum 10Hz current noise can be inferred from 100% testing at 1kHz.

Note 6: Gain-bandwidth product is not tested. It is guaranteed by design and by inference from the slew rate measurement.

Note 7: This parameter is not 100% tested.

Note 8: The LT1028CS8s are not tested and are not quality-assurancesampled at -40°C and at 85°C. These specifications are guaranteed by design, correlation and/or inference from 0°C, 25°C, 70°C tests.



Dual JFET Input Precision High Speed Op Amp

FEATURES

■ 13V/us Slew Rate

8V/us Min.

5MHz Gain-Bandwidth Product

1.3us to 0.02%

■ Fast Settling Time

300µV Offset Voltage (LT1057)

■ 5µV/°C Vos Drift

■ 60pA Bias Current at 70°C

Low Voltage Noise

13nV/√Hz at 1kHz 26nV/√Hz at 10Hz

APPLICATIONS

- Precision, High Speed Instrumentation
- Fast, Precision Sample and Hold
- Logarithmic Amplifiers
- D/A Output Amplifiers
- Photodiode Amplifiers
- Voltage to Frequency Converters
- Frequency to Voltage Converters


DESCRIPTION

The LT1057 is a matched JFET input dual op amp featuring a combination of outstanding high speed and precision specifications. It replaces all the popular bipolar and JFET input dual op amps. In particular, the LT1057 upgrades the performance of systems using the LF412A and OP-215 JFET input duals.

The LT1058 is the lowest offset quad JFET input operational amplifier. It offers significant accuracy improvement over presently available JFET input quad operational amplifiers. It can replace four single precision JFET input op amps, while saving board space, power dissipation and cost.

For the first time, precision dual and quad JFET op amps are available in a surface mounted package. For extended operating temperatures ($-40^{\circ}C \le T_A \le 85^{\circ}C$) the LT1057IS and LT1058IS are offered.

Current Output, High Speed, High Input Impedance Instrumentation Amplifier




**COMMON-MODE REJECTION ADJUST BANDWIDTH ≈ 2MHz

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	±20V
Differential Input Voltage	±40V
Input Voltage	±20V
Output Short Circuit Duration	Indefinite
Operating Temperature Range	
LT1057S, LT1058S	0°C to 70°C
LT1057IS, LT1058IS	40°C to 85°C
Storage Temperature Range	
All Devices	65°C to 150°C
Lead Temperature (Soldering, 10 sec.).	300°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $v_S = \pm 15 V$, $T_A = 25 ^{\circ} C$, $V_{CM} = 0 V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{0S}	Input Offset Voltage		LT1057 LT1058		0.3 0.35	2 2.5	mV
I _{OS}	Input Offset Current	Fully Warmed Up		- 1	5	50	pA
IB	Input Bias Current	Fully Warmed Up			±10	±100	pA
	Input Resistance – Differential – Common-Mode	V _{CM} = -11V to +8V V _{CM} = +8V to +11V	1000		0.4 0.4 0.05		ΤΩ
	Input Capacitance	Dr.			4		pF
e _n	Input Noise Voltage	0.1Hz to 10Hz	LT1057 LT1058	Late	2.1 2.5		μVр-р
e _n	Input Noise Voltage Density	$f_0 = 10$ Hz $f_0 = 1$ kHz	No. 1 of		26 13		nV/√Hz
in	Input Noise Current Density	f ₀ = 10Hz, 1kHz		1	1.8		fA/√Hz
A _{VOL}	Large Signal Voltage Gain	$V_0 = \pm 10V$	R _L = 2k R _L = 1k	100 50	300 220		V/mV
	Input Voltage Range		3	±10.5	14.3 - 11.5		V

ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$, $T_A = 25^{\circ}C$, $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
CMRR	Common-Mode Rejection Ratio	- CIVI	LT1057 LT1058	82 80	98 98		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 10V \text{ to } \pm 18V$		86	102	ATOR	dB
V _{OUT}	Output Voltage Swing	R _L = 2k		±12	±13	THE R. P. LEW.	V
SR	Slew Rate	gningte	n amb fe	8	13	57 is a mate	V/µs
GBW	Gain-Bandwidth Product	f = 1MHz (Note 1)	na bas ŝ	9903	5	ration et ou	MHz
Is	Supply Current Per Amplifier	Tarana Tarah	na ratodi	negular	ed (1.7 gos)	2.8	mA
5788	Channel Separation	DC to 5kHz, V _{IN} = ±10V	smou Ve	DiTJ orfi	130	Leame col	dB

ELECTRICAL CHARACTERISTICS $V_S=\pm 15V,~V_{CM}=0V,~0~^{\circ}C \leq T_A \leq 70~^{\circ}C,~(LT1057S,~LT1058S)~or~-40~^{\circ}C \leq T_A \leq 85~^{\circ}C,~(LT1057IS,~LT1058IS),~unless otherwise noted.$

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{0S}	Input Offset Voltage	LT1057 LT1058S LT1058IS	•	mentation	0.5 0.6 0.7	2.5 3.0 4.0	WV Precisi
zon	Average Temperature Coefficient of Input Offset Voltage	JOSER	•		5 2 1 6 1	ilgmA bintdi NomA teat	μV/°C
I _{OS}	Input Offset Current	Warmed Up, T _A = 70°C Warmed Up, T _A = 85°C		matri	20 35	250 400	pA Picon
B 28 ≥ AT≥	Input Bias Current	Warmed Up, T _A = 70°C Warmed Up, T _A = 85°C		riers	±60 ±100	±400 ±700	pA pA
A _{VOL}	Large Signal Voltage Gain	$V_0 = \pm 10V$, $R_L = 2k$ LT1057 LT1058	•	50 40	200 200		V/mV
CMRR	Common-Mode Rejection Ratio	V _{CM} = ±10.5V LT1057 LT1058	•	80 78	96 96	10310	dB
PSRR	Power Supply Rejection Ratio	V _S = ±10V to ±18V LT1057 LT1058		84 82	100 100	A = 25°C, Vcs	dB
V _{OUT}	Output Voltage Swing	R _L = 2k		±12	±12.8	- Lugarray Cop 12	V

The • denotes the specifications which apply over the full operating temperature range.

Note 1: Gain bandwidth product is not tested. It is guaranteed by design and by inference from the slew rate measurement.



Dual JFET Input Precision High Speed Op Amp


DESCRIPTION

The LT1057 is a matched JFET input dual op amp featuring a combination of outstanding high speed and precision specifications. It replaces all the popular bipolar and JFET input dual op amps. In particular, the LT1057 upgrades the performance of systems using the LF412A and OP-215 JFET input duals.

APPLICATIONS

- Precision, High Speed Instrumentation
- Fast, Precision Sample-and-Hold
- Logarithmic Amplifiers
- D/A Output Amplifiers
- Photodiode Amplifiers
- Voltage-to-Frequency Converters
- Frequency-to-Voltage Converters

PACKAGE/ORDER INFORMATION



PLEASE NOTICE THAT THE LT1057S8 STANDARD SURFACE MOUNT PINOUT DIFFERS FROM THAT OF THE LT1057 STANDARD PLASTIC OR CERAMIC DUAL-IN-LINE PACKAGES.

ABSOLUTE MAXIMUM RATINGS

Operating Temperature Range	en la
LT1057S8	$0^{\circ}C \le T_A \le 70^{\circ}C$
L1100700	0 0 2 1A 2 10 0
171057100	$-40^{\circ}\text{C} \leq T_{\Delta} \leq 85^{\circ}\text{C}$
L1100/100	40 6 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \

ELECTRICAL CHARACTERISTICS

 $V_S = \pm 15V$, $T_A = 25^{\circ}C$, $V_{CM} = 0V$, unless otherwise noted. For electrical specifications not listed below, refer to the standard LT1057C datasheet with the changes noted on this page.

SYMBOL	PARAMETER	CONDITIONS	MIN TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	$0^{\circ}C \le T_{A} \le 70^{\circ}C$ -40°C \le T_{A} \le 85°C	220 400 500	1200 1900 2300	μV μV μV
$\frac{\Delta V_{OS}}{\Delta T}$	Input Offset Voltage Drift (Note 4)	$\begin{array}{c} 0^{\circ}C \leq T_{A} \leq 70^{\circ}C \\ -40^{\circ}C \leq T_{A} \leq 85^{\circ}C \end{array}$	4.0 4.5	16 16	μV/°C μV/°C
IB	Input Bias Current	-40 °C \leq T _A \leq 85°C	±100	±900	pA
I _{OS}	Input Offset Current	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$	35	600	pA

Note 4: Not 100% production tested.

9



Micropower, Single Supply, Precision Op Amp

FEATURES

- 60μA Max Supply Current
- 40µV Max Offset Voltage
- 350pA Max Offset Current
- 0.5μVp-p 0.1Hz to 10Hz Voltage Noise
- 2.5pAp-p 0.1Hz to 10Hz Current Noise
- 0.4μV/°C Offset Voltage Drift
- 250kHz Gain-Bandwidth-Product
- 0.12V/µs Slew Rate
- Single Supply Operation
 Input Voltage Range Includes Ground
 Output Swings to Ground while Sinking Current
 No Pull-Down Resistors are Needed
- Output Sources and Sinks 5mA Load Current

APPLICATIONS

- Replaces OP-07, OP-77, AD707, LT1001, LT1012 at 10 to 60 Times Lower Power
- Battery or Solar Powered Systems
- 4mA to 20mA Current Loops
- Two Terminal Current Source
- Megaohm Source Resistance Difference Amplifier

DESCRIPTION

The LT1077 is a micropower precision operational amplifier optimized for single supply operation at 5V. \pm 15V specifications are also provided.

Micropower performance of competing devices is achieved at the expense of seriously degrading precision, noise, speed, and output drive specifications. The LT1077 reduces supply current without sacrificing other parameters. The offset voltage achieved is the lowest of any micropower op amp. Offset current, voltage and current noise, slew rate and gain-bandwidth product are all two to ten times better than on previous micropower op amps.


The 1/f corner of the voltage noise spectrum is at 0.7Hz. This results in low frequency (0.1Hz to 10Hz) noise performance which can only be found on devices with an order of magnitude higher supply current.

The LT1077 is completely plug-in compatible (including nulling) with all industry standard precision op amps. Thus, it can replace these precision op amps in many applications without sacrificing performance, yet with significant power savings.


The LT1077 can be operated from one lithium cell or two Ni-Cad batteries. The input range goes below ground. The all-NPN output stage swings to ground while sinking current—no pull-down resistors are needed.

For dual and quad op amps with similar specifications please see the LT1078/LT1079 datasheet.

Self Buffered Micropower Reference




Distribution of Input Offset Voltage



ABSOLUTE MAXIMUM RATINGS

: 22V : 30V tage tage
inite
25°C
35°C
70°C
50°C
00°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $V_S = 5V$, 0V, $V_{CM} = 0.1V$, $V_O = 1.4V$, $T_A = 25$ °C, unless noted.

OVMDOL	DADAMETED	CONDITIONS	LT1077AM/			1077M/I/C		UNITO
SYMBOL	PARAMETER	CONDITIONS	MIN TYP		MIN	TYP	MAX	UNITS
Vos	Input Offset Voltage	LT1077S8	9	40	source stance	10 12	60 150	μV μV
ΔV _{OS} ΔTime	Long Term Input Offset Voltage Stability	all-NPN output stage	0.4			0.4		μV/Mo
los	Input Offset Current		0.06	0.35		0.06	0.45	nA
I _B	Input Bias Current	For dual and quad of	7	9		7	11	nA
en	Input Noise Voltage	0.1Hz to 10Hz (Note 2)	0.5	1.1		0.5		μVp-p
property de	Input Noise Voltage Density	f _o = 10Hz (Note 2) f _o = 1000Hz (Note 2)	28 27	43 35		28 27		nV/√Hz nV/√Hz
in	Input Noise Current	0.1Hz to 10Hz (Note 2)	2.5	4.5	i dictopo	2.5	Sali P	рАр-р
	Input Noise Current Density	f _o = 10Hz (Note 2) f _o = 1000Hz	0.06 0.02			0.065 0.02		pA/√Hz pA/√Hz
	Input Resistance Differential Mode Common-Mode	(Note 3)	350 700 6	perco	270	700 6	الدو	MΩ GΩ
	Input Voltage Range	- 1 os 8	3.5 3.8 0 -0.3	MOUNTED IN	3.5 0	3.8 -0.3		V
CMRR	Common-Mode Rejection Ratio	V _{CM} = 0V to 3.5V	97 106		94	105	837	dB
PSRR	Power Supply Rejection Ratio	V _S = 2.3V to 12V	102 118		100	117	147.0 Tax	dB
A _{VOL}	Large Signal Voltage Gain	$V_0 = 0.03V$ to 4V, No Load $V_0 = 0.03V$ to 3.5V, $R_L = 50k$	300 1000 250 1000		240 200	1000 1000		V/mV V/mV

ELECTRICAL CHARACTERISTICS $V_S = 5V$, 0V, $V_{CM} = 0.1V$, $V_O = 1.4V$, $T_A = 25$ °C, unless noted.

STEEL	AAM NIT MAN	XAM SYT VIN	LT10	LT1077AM/AI/AC LT1077M/I/C/S8		S8	1081975		
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Vig 1	Maximum Output Voltage	Output Low, No Load	8	3.5	6		3.5	6	mV
	Swing	Output Low, 2k to GND		0.7	1.1	teen	0.7	1.1	mV
	11	Output Low, I _{SINK} = 100μA		90	130	300	90	130	mV
	635 438	Output High, No Load	4.2	4.4		4.2	4.4		V
	0.01 (3.01	Output High, 2k to GND	3.5	3.9		3.5	3.9	e.ipigin	V
SR	Slew Rate	(Note 1)	0.05	0.08		0.05	0.08	Marina CV	VIμS
GBW	Gain Bandwidth Product	f _o ≤20kHz	15 × 1 × 1 × 15	230	V/90	all mailmulat	230		kHz
Is	Supply Current	Abric Acist	A1 (2.18)	48	60	win Connell	48	68	μΑ
VmlV	Offset Adjustment Range	R _{pot} = 10k, Wiper to V+	± 500	± 900		± 500	±900		μV
V	Minimum Supply Voltage	(Note 4)		2.2	2.3	FenatioV III	2.2	2.3	V

ELECTRICAL CHARACTERISTICS

 $V_S = 5V$, 0V, $V_{CM} = 0.1V$, $V_O = 1.4V$, $-55^{\circ}C \le T_A \le 125^{\circ}C$ for AM/M grades, $-40^{\circ}C \le T_A \le 85^{\circ}C$ for Al/I grades.

SYMBOL	PARAMETER	CONDITIONS	234	LT	1077AN TYP	MAX	3 6 6 6	T1077N	MAX	UNITS
V _{OS}	Input Offset Voltage	BS*C for AUI grades.	2 0	8, -40	50	200	≤ 125°C	60	260	μV
ΔV _{OS} /ΔΤ	Input Offset Voltage Drift	(Note 5)	•		0.4	1.6		0.5	2.0	μV/°C
los	Input Offset Current	NIM TYP U	•	ONIDITIO	0.08	0.60		0.08	0.80	nA
I _B	Input Bias Current	8 68 0	•		8	11	plage	8	13	nA
CMRR	Common-Mode Rejection Ratio	V _{CM} = 0.05V to 3.2V	•	92	104	h	88	103	Livent I	dB
PSRR	Power Supply Rejection Ratio	V _S = 3.1V to 12V	•	98	114		94	113	Input	dB
A _{VOL}	Large Signal Voltage Gain	$V_0 = 0.05V \text{ to } 3.5V, R_L = 50k$		120	600	Alta El es	100	600	(Dept. of the last	V/mV
Bb V Aa	Maximum Output Voltage Swing	Output Low, No Load Output Low, I _{SINK} = 100µA Output High, No Load Output High, 2k to GND	•	3.9 3.0	4.5 120 4.2 3.7	8 170	3.9 3.0	4.5 120 4.2 3.7	8 170	mV mV V
Is	Supply Current		•		54	80		54	90	μΑ

ELECTRICAL CHARACTERISTICS $V_S = 5V$, 0V, $V_{CM} = 0.1V$, $V_O = 1.4V$, $0^{\circ}C \le T_A \le 70^{\circ}C$, unless noted.

STURV	ZAM HYY MIN /	D RU SAA E MAN		PIUH (U)	T1077A	C	L	T1077C	S8	JANUMY
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Vos	Input Offset Voltage	LT1077S8	•	981/1	30	110	d spark	35 40	150 280	μV μV
ΔV _{OS} /ΔT	Input Offset Voltage Drift	(Note 5) LT1077S8 (Note 5)	•	will dig I \l	0.4	1.6	tháni	0.5 0.7	2.0	μVI°C μVI°C
los	Input Offset Current	30 7 2 2 2	•		0.07	0.45	the	0.07	0.60	nA
I _B	Input Bias Current	W 600 2000	•	T. Well at	7	10	d agoilo	7	12	nA
CMRR	Common-Mode Rejection Ratio	V _{CM} = 0V to 3.4V	•	94	105	m Ratio Ratio	90	104	Commi	dB
PSRR	Power Supply Rejection Ratio	V _S = 2.6V to 12V	•	100	116	grive or	97	115	missld	dB
A _{VOL}	Large Signal Voltage Gain	$V_0 = 0.05V \text{ to } 3.5V, R_L = 50k$	•	180	800		150	800	The delivery	V/mV
ylague a dal offset	Maximum Output Voltage Swing	Output Low, No Load Output Low, I _{SINK} = 100 µA Output High, No Load Output High, 2k to GND	•	4.1 3.3	4.0 100 4.3 3.8	7 150	4.1 3.3	4.0 100 4.3 3.8	7 150	mV mV V
Is	Supply Current	tone St. This parameter to not		salon lia	52	70	is no bel	52	80	μΑ

ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$, $T_A = 25^{\circ}C$, unless noted.

	DESIGN SCHIND OF CHE AL AV.	=0.4 % F0 = 153 x 161 %	LT10	77AM/AI/	AC	Ľ	T1077M/I/C/	S8	C 155 150 150
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Vos	Input Offset Voltage	CALL RIFE		20	150		25	200	μV
Vm	a at at	LT1077S8	a les heale	NO. NO. IN	odno.	Lagalia	30	300	μV
los	Input Offset Current	1.0	-ONB of	0.06	0.35		0.06	0.45	nA
IB	Input Bias Current	- 08	Auddi = ye	7	9		7	11	nA
V.	Input Voltage Range	3.5 3.8	13.5 - 15.0	13.8 - 15.3	gleO	13.5 - 15.0	13.8 - 15.3		V
CMRR	Common-Mode Rejection Ratio	V _{CM} + 13.5V, - 15V	100	109	eroeny	97	108	an well	dB
PSRR	Power Supply Rejection Ratio	$V_S = 5V$, 0V to ± 18V	106	122	ONE OF STREET	103	120	E11000	dB
A _{VOL}	Large Signal Voltage Gain	$V_0 = \pm 10V, R_L = 50k$ $V_0 = \pm 10V, R_L = 2k$	1000 400	8000 1500	- Bark	800 300	8000 1500	A featio	V/mV V/mV
V _{OUT}	Maximum Output Voltage Swing	R _L = 50k R _L = 2k	± 13.0 ± 11.0	± 14.0 ± 13.2	#16V)]	± 13.0 ± 11.0	± 14.0 ± 13.2	iuminika	V
SR	Slew Rate		0.07	0.12	BT	0.07	0.12	DIET	V/μs
Is	Supply Current	88 40°C ≤ Ty ≤85°C ti	osip MMAs	56	75	123 - JA	56	85	μΑ

ELECTRICAL CHARACTERISTICS

 $V_S = \pm 15V$, $-55^{\circ}C \le T_A \le 125^{\circ}C$ for AM/M grades, $-40^{\circ}C \le T_A \le 85^{\circ}C$ for Al/I grades.

Dally 1	0.5 2.0	10		Ľ	T1077AM	/AI	Nollage La	T1077M/I	pal G	TAlgoVA
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Vos	Input Offset Voltage	8 0	•		60	330	Inerw	75	450	μV
ΔV _{OS} /ΔΤ	Input Offset Voltage Drift	(Note 5)	•	5.8 or V80.	0.4	1.8	ode Rejectio	0.5	2.5	μV/°C
los	Input Offset Current				0.08	0.60		0.08	0.80	nA
I _B	Input Bias Current	HT 20-14	•	VST of V	8	11	ly Rajeption	8	13	nA
A _{VOL}	Large Signal Voltage Gain	$V_0 = \pm 10V, R_L = 5k$	•	300	1000		250	1000		V/mV
CMRR	Common-Mode Rejection Ratio	$V_{CM} = +13V, -14.9V$		94	107	100	90	106		dB
PSRR	Power Supply Rejection Ratio	$V_S = 5V$, 0V to ± 18V		100	118		97	116	SIR CL	dB
V	Maximum Output Voltage Swing	R _L = 5k		±11.0	± 13.5	-	±11.0	± 13.5		V
Is	Supply Current	1.0 2.0 3.7		High, 2kth	60	95		60	105	μА

ELECTRICAL CHARACTERISTICS $V_S = \pm\,15V, 0\,^{\circ}C \le T_A \le 70\,^{\circ}C,$ unless noted.

	THE SERVE OF STREET OF STREET	MIN YOM - MIN YOU WA	AGHSV	1	T1077AC	P 8 mm 0	SHEENAS	LT1077C/S	S8	4000
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Vos	Input Offset Voltage	LT1077S8		8)/	40	230	ans.	50 65	320 450	μV μV
ΔV _{OS} /ΔT	Input Offset Voltage Drift	(Note 5) LT1077S8 (Note 5)	•		0.4	1.8	Mixtana	0.5 0.8	2.5 3.5	μV/°C μV/°C
los	Input Offset Current		•	2 stort	0.07	0.45		0.07	0.60	nA
l _B	Input Bias Current	70.0	. •		7	10	ing	7	12	nA
A _{VOL}	Large Signal Voltage Gain	$V_0 = \pm 10V, R_L = 5k$		500	2000		400	2000	Lhanne L	V/mV
CMRR	Common-Mode Rejection Ratio	$V_{CM} = 13V, -15V$	•	97	108	/	94	107	emeő I	dB
PSRR	Power Supply Rejection Ratio	$V_S = 5V$, 0V to ± 18V	•	103	120		100	118	Olfail	dB
8b	Maximum Output Voltage Swing	R _L = 5k		± 11.0	± 13.6	8	± 11.0	± 13.6	Pourer	V
Is	Supply Current	Anna and	•		59	85		59	95	μΑ

The $\, \bullet \,$ denotes the specifications which apply over the full operating temperature range.

Note 1: Slew rate at 5V, 0V is guaranteed by inference from the slew rate measurement at \pm 15V.

Note 2: This parameter is tested on a sample basis only. All noise parameters are tested with $V_S = \pm 2.5V$, $V_O = 0V$.


Note 3: This parameter is guaranteed by design and is not tested.

Note 4: Power supply rejection ratio is measured at the minimum supply voltage. The op amps actually work at 1.8V supply but with a typical offset skew of $-300\mu\text{V}$.

Note 5: This parameter is not 100% tested.

2

TYPICAL PERFORMANCE CHARACTERISTICS




-2.0 -1.0 0 1.0 2.0 OFFSET VOLTAGE DRIFT WITH TEMPERATURE (μ V/°C)


40


VOLTAGE NOISE DENSITY (nV/\(\sqrt{Hz}\))

0 25


-150-120-90-60-30 0 30 60 90 120 150 INPUT OFFSET VOLTAGE (μ V)











SLEW RATE (V/µs) 0.10 0.08 0.09 0.09 09 09 02 08 MARGIN (DEGREES) 0.06 GAIN BANDWIDTH PRODUCT (KHZ) φ_M ± 5V, 0V -260 PHASE N GBW ± 15V 240 220 GBW 5V, 0V 200 0 25 50 7 TEMPERATURE (°C) -25 0 75 100 -50














2


TYPICAL PERFORMANCE CHARACTERISTICS









Output Saturation vs Temperature vs Sink Current 1000









Short Circuit Current vs Time




Common-Mode Range vs **Temperature**




Undistorted Output Swing vs



Closed Loop Output Impedance



Common-Mode Rejection Ratio vs Frequency TA = 25°C (B) 100 REJECTION RATIO 15V 80 Vs=5V, 0V 60 COMMON-MODE 40 20 100 100k 10 1k 10k 1M FREQUENCY (Hz)



APPLICATIONS INFORMATION

The LT1077 is fully specified with V+=5V, V-=0V, $V_{CM}=0.1V$. This set of operating conditions appears to be the most representative for battery powered micropower circuits. Offset voltage is internally trimmed to a minimum value at these supply voltages. When 9V or 3V batteries or $\pm 2.5V$ dual supplies are used, bias and offset current changes will be minimal. Offset voltage changes will be just a few microvolts as given by the PSRR and CMRR specifications. For example, if PSRR=114dB (= 2μ V/V), at 9V the offset voltage change will be 8μ V. Similarly, $V_S=\pm 2.5V$, $V_{CM}=0$ is equivalent to a common-mode voltage change of 2.4V or a V_{OS} change of 7μ V if CMRR=110dB (3μ V/V).

A full set of specifications is also provided at \pm 15V supply voltages for comparison with other devices and for completeness.

The LT1077 is pin compatible to, and directly replaces, such precision op amps as the OP-07, OP-77, AD707 and LT1001 with 30 to 60 times savings in supply current. The LT1077 is also a direct plug-in replacement for LT1012 and OP-97 devices with 10 times lower dissipation. Compatibility includes externally nulling the offset voltage, as all of the above devices are trimmed with a potentiometer between pins 1 and 8 and the wiper tied to V⁺.

The LT1077 replaces and upgrades such micropower op amps as the OP-20, LM4250, and OP-90, provided that the

external nulling circuitry (and set resistor in the case of the LM4250) are removed. Since the offset voltage of the LT1077 is extremely low, nulling will be unnecessary in most applications.

Single Supply Operation

The LT1077 is fully specified for single supply operation, i.e., when the negative supply is 0V. Input common-mode range goes below ground and the output swings within a few millivolts of ground while sinking current. All competing micropower op amps either cannot swing to within 600mV of ground (OP-20, OP-220, OP-420) or need a pull down resistor connected to the output to swing to ground (OP-90, OP-290, OP-490, HA5141/42/44). This difference is critical because in many applications these competing devices cannot be operated as micropower op amps and swing to ground simultaneously.

As an example, consider the difference amplifiers shown as Typical Applications. When the common-mode signal is high and the output low, the amplifier has to sink current. In the gain of 10 circuit, the competing devices require a 30k pull down resistor at the output to handle the specified signals. (The LT1077 does not need pull down resistors.) When the output is high the pull down resistor draws 80µA which dominates the micropower current budget.

This situation is much worse in the gain of one circuit with $V^- = 0V$. At 100V common mode the output has to sink

APPLICATIONS INFORMATION


 $2\mu A$. At a minimum output voltage of 20mV competing devices require a 10k pull down resistor. As the output now swings to 10V, this resistor draws 1mA of current.

Since the output of the LT1077 cannot go exactly to ground, but can only approach ground to within a few millivolts, care should be exercised to ensure that the output is not saturated. For example, a 1mV input signal will cause the amplifier to set up in its linear region in the gain 100 configuration shown below, but is not enough to make the amplifier function properly in the voltage follower mode.


Single supply operation can also create difficulties at the input. The driving signal can fall below 0V—inadvertently or on a transient basis. If the input is more than a few hundred millivolts below ground, two distinct problems can occur on previous single supply designs, such as the LM124, LM158, OP-20, OP-21, OP-220, OP-221, OP-420 (a and b), OP-90/290/490 (b only):

a) When the input is more than a diode drop below ground, unlimited current will flow from the substrate (V⁻terminal) to the input. This can destroy the unit. On the LT1077, resistors in series with the input protect the device even when the input is 5V below ground.


b) When the input is more than 400mV below ground (at 25°C), the input stage saturates and phase reversal occurs at the output. This can cause lock-up in servo systems. Due to a unique phase reversal protection circuitry, the LT1077's output does not reverse, as illustrated below, even when the input is at $-1.0 \mbox{V}.$




Voltage Follower with Input Exceeding the Negative Common-Mode Range (V_S = 5V, 0V)







1ms/DIV OP-90 EXHIBITS OUTPUT PHASE REVERSAL




Comparator Applications


The single supply operation of the LT1077 and its ability to swing close to ground while sinking current lends itself to

use as a precision comparator with TTL compatible output.

Comparator Rise Response Time to 10mV, 5mV, 2mV Overdrives




Comparator Fall Response Time to 10mV, 5mV, 2mV Overdrives






Megaohm Input Impedance
Gain of 10 Difference Amplifier



BANDWIDH = 20kHz
OUTPUT OFFSET = 0.7mV
OUTPUT NOISE = 80µV_{DD} (0.1Hz TO 10Hz)
260µV RMS OVER FULL BANDWIDTH
SUPPLY CURRENI = 45µA

THE USEFULNESS OF DIFFERENCE AMPLIFIERS IS LIMITED BY THE FACT THAT THE INPUT RESISTANCE IS EQUAL TO THE SOURCE RESISTANCE. THE PICO-AMPERE OFFSET CURRENT AND LOW CURRENT NOISE OF THE L'TIOTY ALLOWS THE USE OF 1MM2 SOURCE RESISTORS WITHOUT DEGRADATION IN PERFORMANCE. IN ADDITION, WITH MEGAOHM RESISTORS MICROPOWER OPERATION CAN BE MAINTAINED.


± 250V Common-Mode Range Difference Amplifier (Ay = 1)



VISHAY INTERTECHNOLOGY, INC. 63 LINCOLN HIGHWAY MALVERN, PA 19355


COMMON MODE REJECTION RATIO = 74dB (RESISTOR LIMITED) WITH OPTIONAL TRIM = 108dB
OUTPUT OFFSET (TRIMMABLE TO ZERO) = 500 μ V CO
INPUT RESISTANCE = 1M
COMMON MODE RANGE = ± 250 V, V = 6, 2V TO 18V, V = ± 4.7 V TO ± 1.8 V
= ± 100 V, ± 1.8 V, ± 1.8 V = ± 1.8 V
= ± 100 V, ± 1.8 V, ± 1.8 V = ± 1.8 V
= ± 100 V, ± 1.8 V, ± 1.8 V = ± 1.8 V
= ± 100 V, ± 1.8 V = ± 1.8 V = ± 1.8 V
= ± 1.8 V = ± 1.8

Two Terminal Current Source




MAXIMUM CURRENT = 10.3mA (R₁ = 120 Ω)

Half-Wave Rectifier





2-55





Micropower, Dual and Quad, Single Supply, Precision Op Amps

FEATURES

- Available in 8-Pin SO Package
- 50µA Max Supply Current Per Amplifier
- 70µV Max Offset Voltage
- 180µV Max Offset Voltage in 8-Pin SO
- 250pA Max Offset Current
- 0.6μVp-p 0.1Hz to 10Hz Voltage Noise
- 3pAp-p 0.1Hz to 10Hz Current Noise
- 0.4µV/°C Offset Voltage Drift
- 200kHz Gain-Bandwidth Product
- 0.07V/µs Slew Rate
- Single Supply Operation Input Voltage Range Includes Ground **Output Swings to Ground While Sinking Current** No Pull Down Resistors Needed
- Output Sources and Sinks 5mA Load Current

APPLICATIONS

- Battery or Solar Powered Systems Portable Instrumentation Remote Sensor Amplifier Satellite Circuitry
- Micropower Sample-and-Hold
- Thermocouple Amplifier
- Micropower Filters

DESCRIPTION


The LT1078 is a micropower dual op amp in 8-pin packages including the small outline surface mount package. The LT1079 is a micropower guad op amp offered in the standard 14-pin packages. Both devices are optimized for single supply operation at 5V. ±15V specifications are also provided.

Micropower performance of competing devices is achieved at the expense of seriously degrading precision, noise, speed, and output drive specifications. The design effort of the LT1078/1079 was concentrated on reducing supply current without sacrificing other parameters. The offset voltage achieved is the lowest on any dual or quad nonchopper stabilized op amp — micropower or otherwise. Offset current, voltage and current noise, slew rate and gain-bandwidth product are all two to ten times better than on previous micropower op amps.

The 1/f corner of the voltage noise spectrum is at 0.7Hz, at least three times lower than on any monolithic op amp. This results in low frequency (0.1Hz to 10Hz) noise performance which can only be found on devices with an order of magnitude higher supply current.

Both the LT1078 and LT1079 can be operated from a single supply (as low as one lithium cell or two Ni-cad batteries). The input range goes below ground. The all-NPN output stage swings to within a few millivolts of ground while sinking current — no power consuming pull down resistors are needed.

Single Battery, Micropower, Gain = 100, Instrumentation Amplifier




TYPICAL PERFORMANCE

INPUT OFFSET VOLTAGE = $40\mu V$ INPUT OFFSET CURRENT = 0.2nA TOTAL POWER DISSIPATION = 240µW
COMMON-MODE REJECTION = 110dB (AMPLIFIER LIMITED) GAIN-BANDWIDTH PRODUCT = 200kHz

OUTPUT NOISE = 85µVp-p 0.1Hz TO 10Hz = 300µV_{RMS} OVER FULL BANDWIDTH INPUT RANGE = 0.03V TO 1.8V

OUTPUT RANGE = 0.03V TO 2.3V $(0.3 \text{mV} \le \text{V}_{\text{IN}+} - \text{V}_{\text{IN}-} \le 23 \text{mV})$ OUTPUTS SINK CURRENT — NO PULL DOWN RESISTORS ARE NEEDED

Distribution of Input Offset Voltage (LT1078 and LT1079 in H, J, N Packages)




ABSOLUTE MAXIMUM RATINGS

Supply Voltage	±22V
Differential Input Voltage	
Input Voltage Equal to Positive	Supply Voltage
5V Below Negative	
Output Short Circuit Duration	Indefinite
Storage Temperature Range	
All Grades	-65°C to 150°C

Operating Temperature Range	
LT1078AM/LT1078M/	
LT1079AM/LT1079M	55°C to 125°C
LT1078I/LT1079I	40°C to 85°C
LT1078AC/LT1078C/LT1078S8/LT	1078S16/
LT1079AC/LT1079C	0°C to 70°C
Lead Temperature (Soldering, 10 s	sec.)300°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $V_S = 5V,~0V,~V_{CM} = 0.1V,~V_0 = 1.4V,~T_A = 25^{\circ}C,~unless~otherwise~noted.$

SYMBOL	PARAMETER SUMB	CONDITIONS (Note 1)	LT1078AM/AC LT1079AM/AC MIN TYP MAX	LT1078M/C/I/S LT1079M/C/I/S MIN TYP MAX	UNITS
V _{OS}	Input Offset Voltage	LT1078 LT1078IS8/LT1078S8 LT1079 LT1078IS16/S16, LT1079IS/S	30 70	40 120 60 180 40 150 60 300	μV μV μV μV
ΔV _{OS} ΔTime	Long Term Input Offset Voltage Stability	150°C Lead Temperature	0) 0 00 - 0.4	0.5	μV/Mo
I _{OS}	Input Offset Current	0.00	0.05 0.25	0.05 0.35	nA
I _B	Input Bias Current	1199	6 8	6 10	nA
e _n	Input Noise Voltage	0.1Hz to 10Hz (Note 2)	0.6 1.2	0.6	μVр-р
010	Input Noise Voltage Density	f ₀ = 10Hz (Note 2) f ₀ = 1000Hz (Note 2)	29 45 28 37	29 28	nV/√Hz nV/√Hz
in	Input Noise Current	0.1Hz to 10Hz (Note 2)	2.3 4.0	2.3	рАр-р
31/	Input Noise Current Density	f ₀ = 10Hz (Note 2) f ₀ = 1000Hz	0.06 0.10 0.02	0.06 0.02	pA/√Hz pA/√Hz
on	Input Resistance Differential Mode	(Note 3)	400 800	300 800	MΩ
0.00	Common-Mode	Just courts	6	6	GΩ
ant nex	Input Voltage Range	ON NUMBER	3.5 3.8 0 -0.3	3.5 3.8 0 -0.3	V
CMRR	Common-Mode Rejection Ratio	V _{CM} = 0V to 3.5V	97 110	94 108	dB
PSRR	Power Supply Rejection Ratio	V _S = 2.3V to 12V	102 114	100 114	dB
Avol	Large Signal Voltage Gain	V ₀ = 0.03V to 4V, No Load V ₀ = 0.03V to 3.5V, R _L = 50k	200 1000 150 600	150 1000 120 600	V/mV V/mV
	Maximum Output Voltage Swing	Output Low, No Load Output Low, 2k to GND Output Low, I _{SINK} = 100µA	3.5 6 0.55 1.0 95 130	3.5 6 0.55 1.0 95 130	mV mV mV
	ATUO ATUO	Output High, No Load Output High, 2k to GND	4.2 4.4 3.5 3.9	4.2 4.4 3.5 3.9	V
SR	Slew Rate	$A_V = +1, V_S = \pm 2.5V$	0.04 0.07	0.04 0.07	V/µs
GBW	Gain-Bandwidth Product	f ₀ ≤ 20kHz	200	200	kHz
Is	Supply Current Per Amplifier	28-11-11-11-11-11-11-11-11-11-11-11-11-11	38 50	39 55	μΑ
2.0.0	Channel Separation	$\Delta V_{IN} = 3V$, $R_L = 10k$	130	130	dB
0.0	Minimum Supply Voltage	(Note 4)	2.2 2.3	2.2 2.3	V

ELECTRICAL CHARACTERISTICS OF THE PARTY AND TO A PROPERTY OF THE PARTY OF THE PARTY

 $V_S = 5 \text{V, 0V, V}_{CM} = 0.1 \text{V, V}_0 = 1.4 \text{V, } -40 ^{\circ}\text{C} \leq T_A \leq 85 ^{\circ}\text{C for I grades, } -55 ^{\circ}\text{C} \leq T_A \leq 125 ^{\circ}\text{C for AM/M grades, unless otherwise noted.}$

SAMBUI	AMARC CTHEVENIANA P NAX - MAN TYP MAR	L. 1089 L. 1089		on the	LT1078AM LT1078M LT1079AM LT1079M			T1079M	Symple	Sawas
SYMBOL	PARAMETER	CONDITIONS	T1078	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Vos	Input Offset Voltage	LT1078 LT1079, LT1078IS8 LT1078IS16, LT1079IS	•		70 80	250 280	Gurrant	95 100 100	370 400 560	μV μV μV
ΔV _{0S} ΔT	Input Offset Voltage Drift (Note 5)	LT1078IS8 LT1078IS16, LT1079IS	•		0.4	1.8	арпай а	0.5 0.6 0.7	2.5 3.5 4.0	μV/°C μV/°C μV/°C
los	Input Offset Current	LT1078I, LT1079I	•	0 .V2 = 13. = 5V. 0V	0.07	0.50	oda Reju ly Reject	0.07 0.1	0.70 1.0	nA nA
l _B	Input Bias Current	na 10000 si		VOTE =	7	10	apalloV l	7	12	nA
CMRR	Common-Mode Rejection Ratio	V _{CM} = 0.05V to 3.2V	•	92	106		88	104		dB
PSRR	Power Supply Rejection Ratio	V _S = 3.1V to 12V	•	98	110	iwa eggi	94	110	SAV	dB
Avol	Large Signal Voltage Gain	V ₀ = 0.05V to 4V, No Load V ₀ = 0.05V to 3.5V, R _L = 50k		110 80	600 400		80 60	600 400	als.	V/mV V/mV
Mr.	Maximum Output Voltage Swing	Output Low, No Load Output Low, I _{SINK} = 100µA			4.5 125	8 170	1 794 105	4.5 125	8 170	mV mV
		Output High, No Load Output High, 2k to GND	•	3.9 3.0	4.2 3.7	DAA	3.9 3.0	4.2 3.7	IATO	V
Is	Supply Current Per Amplifier	to seems, applied mich. for an		1291	43	60	7 00 2	45	70	μА

ELECTRICAL CHARACTERISTICS

 $V_S = 5V$, OV, $V_{CM} = 0.1V$, $V_0 = 1.4V$, $0^{\circ}C \le T_A \le 70^{\circ}C$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	e (82/8/0/1)		LT1078AC LT1079AC MIN TYP MAX		LT1078C/S LT1079C/S			UNITS
STIMBUL	Mark the second	CONDITIONS		MIN	ITP	MAX	MIN	TYP	MAX	UNIIS
Vos	Input Offset Voltage	LT1078 LT1079 LT1078S8 LT1078S16, LT1079S			50 60	150 180	Current	60 70 85 90	240 270 350 480	μV μV μV
$\frac{\Delta V_{0S}}{\Delta T}$	Input Offset Voltage Drift (Note 5)	LT1078S8 LT1078S16, LT1079S		V01±=:	0.4	1.8 Gain	Juneoù Si Veltage	0.5 0.6 0.7	2.5 3.5 4.0	μV/°C μV/°C μV/°C
los	Input Offset Current	Q11 340 (a)	0	121+ - N	0.06	0.35	tede Res	0.06	0.50	nA
IB	Input Bias Current	011 80 9 110	0	70 VE =	6	9	sty Rajec	6	11	nA
CMRR	Common-Mode Rejection Ra	tio $V_{CM} = 0V \text{ to } 3.4V$	0	94	108	ligge Swir	90	106	NSV .	dB
PSRR	Power Supply Rejection Rati	V _S = 2.6V to 12V	0	100	112	npither (mpither	97	112	34	dB
Avol	Large Signal Voltage Gain	V _O = 0.05V to 4V, No Load V _O = 0.05V to 3.5V, R _L = 50k	0	150 110	750 500		110 80	750 500		V/mV V/mV
	Maximum Output Voltage Sv	ing Output Low, No Load Output Low, I _{SINK} = 100μA	0		4.0 105	7 150		4.0 105	7 150	mV mV
		Output High, No Load Output High, 2k to GND	0	4.1 3.3	4.3 3.8		4.1 3.3	4.3		V
Is	Supply Current Per Amplifier		0		40	55		42	63	μΑ

ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$, $T_A = 25^{\circ}C$, unless otherwise noted.

SYMBOL	PARAMETER	AMETER CONDITIONS			LT1078AM/AC LT1079AM/AC MIN TYP MAX			LT1078M/C/I/S LT1079M/C/I/S /IN TYP MAX		
	110000000000000000000000000000000000000		IVIIIV			MIN	Andrew a had	400 000	UNITS	
Vos	Input Offset Voltage	(Including LT1078IS8/S8) LT1078IS16/S16, LT1079IS/S	810	50	250	Voitage	70 80	350 500	μV μV	
I _{OS}	Input Offset Current	831330	079, LIF	0.05	0.25		0.05	0.35	nA	
IB	Input Bias Current		TO WE TO	6	8		6	10	nA	
PWW PWW PWW PWW PWW PWW PWW PWW PWW PWW	Input Voltage Range	LT1079IS e	13.5 - 15.0	13.8 - 15.3	2415	13.5 - 15.0	13.8 - 15.3	7(4)	V	
CMRR	Common-Mode Rejection Ratio	V _{CM} = +13.5V, -15V	100	114		97	114	ani T	dB	
PSRR	Power Supply Rejection Ratio	$V_S = 5V$, 0V to $\pm 18V$	102	114		100	114		dB	
A _{VOL}	Large Signal Voltage Gain	$V_0 = \pm 10V$, $R_L = 50k$ $V_0 = \pm 10V$, $R_L = 2k$	1000 400	5000 1100	tion Rat	1000	5000 1100	qal lap	V/mV V/mV	
V _{OUT}	Maximum Output Voltage Swing	R _L = 50k R _L = 2k	± 13.0 ± 11.0	± 14.0 ± 13.2	on Pinto	± 13.0 ± 11.0		109	V	
SR	Slew Rate	14 08 0 0 00 1 0 00 00 00 00 00 00 00 00 00 0	0.06	0.10	11100	0.06	0.10	Part	V/µs	
Is	Supply Current Per Amplifier	No Load e	wo.J tud	46	65	HV fucts	47	75	μА	

 $\begin{tabular}{ll} \textbf{ELECTRICAL CHARACTERISTICS} \\ V_S = \pm 15V, -40 ^{\circ} C \leq T_A \leq 85 ^{\circ} C \mbox{ for I grades, } -55 ^{\circ} C \leq T_A \leq 125 ^{\circ} C \mbox{ for AM/M grades, unless otherwise noted.} \\ \end{tabular}$

SYMBOL	PARAMETER	CONDITIONS	S niesz ott	THE PARTY OF THE P	T1078A T1079A TYP		LT1078M/I LT1079M/I MIN TYP MAX			UNITS
V _{OS}	Input Offset Voltage	(Including LT1078IS8) LT1078IS16, LT1079IS	•		90	430		120	600 825	μV μV
ΔV _{OS} ΔT	Input Offset Voltage Drift (Note 5)	LT1078IS8 LT1078IS16, LT1079IS	•	#01110#0 1978 1979	0.5	1.8	B Voltage	0.6 0.7 0.8	2.5 3.8 5.0	μV/°C μV/°C μV/°C
I _{OS}	Input Offset Current	LT1078I, LT1079I	een 👬	1078816	0.07	0.50		0.07 0.1	0.70 1.0	nA nA
IB	Input Bias Current	.0	•	Annews	7	10	Voltage	70 1	12	nA
A _{VOL}	Large Signal Voltage Gain	$V_0 = \pm 10V, R_L = 5k$	10 J. 15 S.	200	700		150	700	77	V/mV
CMRR	Common-Mode Rejection Ratio	V _{CM} = +13V, -14.9V	•	94	110		90	110	oni I	dB
PSRR	Power Supply Rejection Ratio	$V_S = 5V$, 0V to $\pm 18V$		98	110		94	110	cal	dB
ь	Maximum Output Voltage Swing	R _L = 5k	•	±11.0	± 13.5	otion Fat	± 11.0	± 13.5	63	y V
Is	Supply Current Per Amplifier	n per le l	•	n va.s =	52	80	beleA vio	54	95	μА

ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$, $0^{\circ}C \le T_A \le 70^{\circ}C$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		LT1078AC LT1079AC MIN TYP MAX			1	LT1078C/S LT1079C/S MIN TYP MAX		
Vos	Input Offset Voltage	LT1078S8 LT1078S16, LT1079S	•	anse DC	70	330	V67+	90 100 115	460 540 750	μV μV μV
$\frac{\Delta V_{0S}}{\Delta T}$	Input Offset Voltage Drift (Note 5)	LT1078S8 LT1078S16, LT1079S	•	D .	0.5	1.8	10 10	0.6 0.7 0.8	2.5 3.8 5.0	μV/°C μV/°C μV/°C
Ios	Input Offset Current		•		0.06	0.35		0.06	0.50	nA
IB	Input Bias Current		•	8	6	9		6	11	nA
A _{VOL}	Large Signal Voltage Gain	$V_0 = \pm 10V, R_L = 5k$	•	300	1200		250	1200		V/mV
CMRR	Common-Mode Rejection Ratio	V _{CM} = 13V, -15V	•	97	112		94	112		dB
PSRR	Power Supply Rejection Ratio	$V_S = 5V$, 0V to ±18V	•	100	112		97	112		dB
	Maximum Output Voltage Swing	R _L = 5k	•	±11.0	± 13.6		± 11.0	± 13.6		V
Is	Supply Current Per Amplifier	a at the atthe	•	in a	49	73		50	85	μΑ

The ullet denotes the specifications which apply over the full operating temperature range.

Note 1: Typical parameters are defined as the 60% yield of parameter distributions of individual amplifiers; i.e., out of 100 LT1079s (or 100 LT1078s) typically 240 op amps (or 120) will be better than the indicated specification.

Note 2: This parameter is tested on a sample basis only. All noise parameters are tested with $V_S = \pm 2.5V$, $V_0 = 0V$.

Note 3: This parameter is guaranteed by design and is not tested.

Note 4: Power supply rejection ratio is measured at the minimum supply voltage. The op amps actually work at 1.8V supply but with a typical offset skew of -300μ V.

Note 5: This parameter is not 100% tested.



Supply Current vs Temperature

55


V_S = ±15V


V_S = ±15V

V_S = 5V, 0V

V_S = 5V, 0V

TEMPERATURE (°C)





0.1Hz to 10Hz Noise

CHANNEL A


V_S = ±2.5V


T_A = 25°C


CHANNEL B


0 2 4 6 8 10

TIME (SECONDS)














Distribution of Offset Voltage Drift















Output Saturation vs Temperature vs Sink Current 1000 I_{SINK}=1mA V_S=5V, 0V SATURATION VOLTAGE (mV) $I_{SINK} = 100 \mu A$ $I_{SINK} = 10\mu A$ I_{SINK}=1µA NO LOAD R_I = 5k TO GROUNI -50 -25125 TEMPERATURE (°C) Common Mode Range vs **Temperature** V+=2.5V TO 18V V = 0V T0 - 18V





Undistorted Output Swing vs















Power Supply Rejection Ratio





2

TYPICAL PERFORMANCE CHARACTERISTICS

Small Signal Transient Response V_S = 5V, 0V


A_V = +1, C_L = 15pF, INPUT 50mV TO 150mV





967 SIDNER OF 8 TO Ay= +1, CL=15pF ACT 8 DOS A 191110006

nss emelding tonitalbourt bruong world Small Signal Transient Response with an object and building search of the s



16) bouggy world Vm964 nam erom at fugur and nadV (10μs/DIV

gruppo lantever each bins sets rutes each buggi out ("Av=+1, CL=15pF-2 on Johnso CVOTT AVVOTT Jerif to Judgo out souls

APPLICATIONS INFORMATION

Lis note than a diode drop below ground, som/note will flow from the substrate (V=50m/note. This can destroy the unit. On the

The LT1078/LT1079 devices are fully specified with V+=5V, V-=0, V_{CM}=0.1V. This set of operating conditions appears to be the most representative for battery powered micropower circuits. Offset voltage is internally trimmed to a minimum value at these supply voltages. When 9V or 3V batteries or ± 2.5 V dual supplies are used, bias and offset current changes will be minimal. Offset voltage changes will be just a few microvolts as given by the PSRR and CMRR specifications. For example, if PSRR=114dB (= 2μ V/V), at 9V the offset voltage change will be 8μ V. Similarly, $V_S = \pm 2.5$ V, $V_{CM} = 0$ is equivalent to a common-mode voltage change of 2.4V or a V_{OS} change of 7μ V if CMRR=110dB (3μ V/V).

A full set of specifications is also provided at $\pm\,15V$ supply voltages for comparison with other devices and for completeness.

Single Supply Operation

The LT1078/LT1079 are fully specified for single supply operation, i.e., when the negative supply is 0V. Input common-mode range goes below ground and the output swings within a few millivolts of ground while sinking current. All competing micropower op amps either cannot swing to within 600mV of ground (OP-20, OP-220, OP-420)

APPLICATIONS INFORMATION


or need a pull down resistor connected to the output to swing to ground (OP-90, OP-290, OP-490, HA5141/42/44). This difference is critical because in many applications these competing devices cannot be operated as micropower op amps and swing to ground simultaneously.

As an example, consider the instrumentation amplifier shown on the front page. When the common-mode signal is low and the output is high, amplifier A has to sink current. When the common-mode signal is high and the output low, amplifier B has to sink current. The competing devices require a 12k pull down resistor at the output of amplifier A and a 15k at the output of B to handle the specified signals. (The LT1078 does not need pull down resistors.) When the common-mode input is high and the output is high these pull down resistors draw $300\mu\text{A}$ ($150\mu\text{A}$ each), which is excessive for micropower applications.

The instrumentation amplifier is by no means the only application requiring current sinking capability. In 7 of the 9 single supply applications shown in this data sheet the op amps have to be able to sink current. In two of the applications the first amplifier has to sink only the 6nA input bias current of the second op amp. The competing devices, however, cannot even sink 6nA without a pull down resistor.

Since the output of the LT1078/LT1079 cannot go exactly to ground, but can only approach ground to within a few millivolts, care should be exercised to ensure that the output is not saturated. For example, a 1 mV input signal will cause the amplifier to set up in its linear region in the gain

100 configuration shown below, but is not enough to make the amplifier function properly in the voltage follower mode.





Single supply operation can also create difficulties at the input. The driving signal can fall below 0V—inadvertently or on a transient basis. If the input is more than a few hundred millivolts below ground, two distinct problems can occur on previous single supply designs, such as the LM124, LM158, OP-20, OP-21, OP-220, OP-221, OP-420 (a and b), OP-90/290/490 (b only):


a) When the input is more than a diode drop below ground, unlimited current will flow from the substrate (V⁻ terminal) to the input. This can destroy the unit. On the LT1078/LT1079, resistors in series with the input protect the devices even when the input is 5V below ground.

b) When the input is more than 400mV below ground (at 25° C), the input stage saturates and phase reversal occurs at the output. This can cause lock-up in servo systems. Due to a unique phase reversal protection circuitry, the LT1078/LT1079's output does not reverse, as illustrated below, even when the inputs are at -1.0V.

Voltage Follower with Input Exceeding the Negative Common-Mode Range (V_S = 5V, 0V)







APPLICATIONS INFORMATION

Matching Specifications

In many applications the performance of a system depends on the matching between two op amps, rather than the individual characteristics of the two devices. The two and three op amp instrumentation amplifier configurations shown in this data sheet are examples. Matching characteristics are not 100% tested on the LT1078/79.


Some specifications are guaranteed by definition. For example, $70\mu V$ maximum offset voltage implies that mismatch cannot be more than $140\mu V$. 97dB (= $14\mu V/V$) CMRR means that worst case CMRR match is 91dB (= $28\mu V/V$). However, the following table can be used to estimate the expected matching performance at $V_S = 5V$, 0V between the two sides of the LT1078, and between amplifiers A and D, and between amplifiers B and C of the LT1079.


PARAMETER		LT1078AM/AC LT1079AM/AC		LT10 LT10	-		
		50% YIELD	98% YIELD	50% YIELD	98% YIELD	UNITS	
V _{OS} Match, ΔV _{OS}	LT1078	30	110	50	190	μV	
	LT1079	40	150	50	250	*	
Temperature Coefficient ΔV _{OS}		0.5	1.2	0.6	1.8	μV/°C	
Average Non-Inverting I _B		6	8	6	10	nA	
Match of Non-Inverting I _B		0.12	0.4	0.15	0.5	nA	
CMRR Match		120	100	117	97	dB	
PSRR Match		117	105	117	102	dB	

Comparator Applications

The single supply operation of the LT1078/1079 and its ability to swing close to ground while sinking current


lends itself to use as a precision comparator with $\ensuremath{\mathsf{TTL}}$ compatible output.








Micropower, 10ppm/°C, ±5V Reference



THE LT1078 CONTRIBUTES LESS THAN 3% OF THE TOTAL OUTPUT NOISE AND DRIFT WITH TIME AND TEMPERATURE. THE ACCURACY OF THE -5V OUTPUT DEPENDS ON THE MATCHING OF THE TWO 1M RESISTORS


Gain of 10 Difference Amplifier




OUTPUT OFFSET = 0.7mV OUTPUT NOISE = $80\mu V_{pp}$ (0.1Hz TO 10Hz) $260\mu V_{pp}$ RMS OVER FULL BANDWIDTH

THE USEFULNESS OF DIFFERENCE AMPLIFIERS IS LIMITED BY THE FACT THAT THE INPUT RESISTANCE IS FOUAL TO THE SOURCE RESISTANCE. THE PICO-AMPERE OFFSET CURRENT AND LOW CURRENT NOISE OF THE LT1078 AL-LOWS THE USE OF 1MΩ SOURCE RESISTORS WITHOUT DEGRADATION IN PERFORMANCE, IN ADDITION, WITH MEGAOHM RESISTORS MICROPOWER OPERATION CAN BE MAINTAINED.

Picoampere Input Current, Triple Op Amp Instrumentation Amplifier with Bias Current Cancellation



+ 85V, - 100V Common Mode Range Instrumentation Amplifier (A_V = 10)





2M
3V
INPUT
2M
1/2 LT1078
V_{OMIN}=6mV
NO DISTORTION TO 100Hz
1.8V
-1.8V
0
1.8V

Half-Wave Rectifier


2

Absolute Value Circuit (Full-Wave Rectifier)







Single Supply, Micropower, Second Order Low Pass Filter with 60Hz Notch



Micropower Multiplier/Divider




Micropower Dead Zone Generator




2


Lead Acid Low Battery Detector with System Shutdown



Platinum RTD Signal Conditioner with Curvature Correction



SIMPLIFIED SCHEMATIC





Low Cost, Low Power Precision Op Amp

FEATURES

	/ 1 - 1 - 1 - 1 - 1 - 1
 Offset Voltage 	50μV Max
 Offset Voltage Drift 	1.0 _μ V/°C Max
■ Bias Current	250pA Max
 Offset Current 	250pA Max
 Bias and Offset Current Drift 	4pA/°C Max
■ Supply Current	560μA Max
■ 0.1Hz to 10Hz Noise	0.5 _μ Vp-p, 2.2pAp-p
■ CMRR	115dB Min
 Voltage Gain 	117dB Min
■ PSRR	114dB Min
■ Guaranteed Operation on Two Ni	Cad Batteries

■ Price (1000's) for Above Specs

\$0.97

APPLICATIONS

- Replaces OP-07/OP-77/OP-97/OP-177/AD707/LT1001 with Improved Price/Performance
- High Impedance Difference Amplifiers
- Logarithmic Amplifiers (Wide Dynamic Range)
- Thermocouple Amplifiers
- Precision Instrumentation
- Active Filters (with Small Capacitors)

DESCRIPTION

The LT1097 achieves a new standard in combining low price and outstanding precision performance.

On all operational amplifier datasheets, the specifications listed on the front page are for highly selected, expensive grades, while the specs for the low cost grades are buried deep in the datasheet.

The LT1097 does not have any selected grades, the outstanding specifications shown in the features section are for its only grade — priced at 97 cents in thousands.


The design effort of the LT1097 concentrated on optimizing the performance of all precision specs — at only 350µA of supply current. Typical values are 10µV offset voltage, 40pA bias and offset currents, 0.2μV/°C and 0.4pA/°C drift. Common mode and power supply rejections, voltage gain are typically in excess of 128dB.

All parameters that are important for precision, low power op amps have been optimized. Consequently, using the LT1097, error budget calculations in most applications are unnecessary.


Protected by U.S. patents 4,575,685; 4,775,884 and 4,837,496

TYPICAL APPLICATION

Saturated Standard Cell Amplifier



Input Offset Voltage Distribution




2

ABSOLUTE MAXIMUM RATINGS

Supply Voltage ± 20V Differential Input Current (Note 1) ± 10mA Input Voltage ± 20V Output Short Circuit Duration Indefinite Operating Temperature Range - 40°C to 85°C Storage Temperature Range - 65°C to 150°C Lead Temperature (Soldering, 10 sec.) 300°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$, $V_{CM} = 0V$, $T_A = 25^{\circ}C$, unless noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	LT1097C TYP	N8 MAX	MIN	LT1097S TYP	S8 MAX	UNITS
Vos	Input Offset Voltage	CONDITIONS	(D Mosti de	10	50	O TOWN	10	60	μV
ΔV _{OS}	Long Term Input Offset			0.3			0.3		μV/Mo
ΔTime	Voltage Stability	LITTOGRERS		0.0			0.0		μννιιο
45 3 300 5 2	Input Offset Current	XAM SYT HM		40	250		60	350	pA
los	Input Bias Current	25 130	8	± 40	± 250		±50	± 350	pA
В	The same of the sa	0.411=4=4011=	8		I 200	Dogitician	CHIPPING	± 330	-
e _n	Input Noise Voltage	0.1Hz to 10Hz		0.5			0.5	End India	μVp-p
	Input Noise Voltage Density	$f_0 = 10$ Hz $f_0 = 1000$ Hz	8	16 14		Coefficient	16 14		nV/√Hz nV/√Hz
in	Input Noise Current	0.1Hz to 10Hz		2.2			2.4	eathO mugal	рАр-р
Ad Detail	Input Noise Current Density	$f_0 = 10Hz$ $f_0 = 1000Hz$	0	0.030 0.008		wardten?	0.035 0.008	asië fuqal	pA/√Hz pA/√Hz
VmW	Input Resistance Differential Mode Common-Mode	(Note 2)	30	80 10 ¹²	= 140 V	25	70 8×10	esiā lyani 11012 egnul	MΩ
51/25	Input Voltage Range	108 197	± 13.5	± 14.3	Tarely I	± 13.5	± 14.3	Cammad	ga V
CMRR	Common-Mode Rejection Ratio	V _{CM} = ± 13.5V	115	130	2 ⊋aV	115	130	Power Sup	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 1.2V \text{ to } \pm 20V$	114	130	n=pi	114	130	lov tugtuO	dB
A _{VOL}	Large Signal Voltage Gain	$V_0 = \pm 12V, R_L = 10k$ $V_0 = \pm 10V, R_L = 2k$	700 250	2500 1000	o llul arit ravo	700 250	2500 1000	Supply Our	V/mV V/mV
V _{OUT}	Output Voltage Swing	R _L = 10k R _I = 2k	± 13 ± 11.5	± 13.8 ± 13.0	sauso Iliw VI	±13 ±11.5	± 13.8 ± 13.0	rançe. Brential input	V
SR	Slew Rate	5. The LT LOST is not teuled and	0.1	0.2	maril essanu	0.1	0.2	Heat Aguanu	V/μS
GBW	Gain Bandwidth Product	ditioge specific These specific	(3)	700			700		kHz
Is	Supply Current	sequer laterage is on 8°C, 25	RIGHE!	350	560	gissb va t	350	560	μΑ
	Offset Adjustment Range	R _{pot} = 10k, Wiper to V+		± 600		TERE	± 600		μV
7	Minimum Supply Voltage	(Note 3)	± 1.2			± 1.2	_	THE REAL	V

ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$, $V_{CM} = 0V$, $0^{\circ}C \le T_A \le 70^{\circ}C$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	Am	MIN	T1097CN TYP	8 MAX	MIN	LT1097S	B MAX	UNITS
Vos	Input Offset Voltage	100 March 100 Ma	•	£	20	100		20	130	μV
8/13	Average Temperature Coefficient of Input Offset Voltage	(Note 4)	90	Indefi	0.2	1.0	.noits1	0.2	1.4	μV/°C
los	Input Offset Current		•	31 - 100	60	430	okunu	75	570	pA
	Average Temperature Coefficient of Input Offset Current	(Note 4)	•	08	0.4	40020	ering, 1	0.5	uta sam	pA/°C
I _B	Input Bias Current	rsor	•		± 60	± 430		±75	± 570	pA
88	Average Temperature Coefficient of Input Bias Current	(Note 4)	•		0.4	4		0.5	5	pA/°C
A _{VOL}	Large Signal Voltage Gain	$V_{OUT} = \pm 12V, R_L \ge 10k\Omega$ $V_{OUT} = \pm 10V, R_L \ge 2k\Omega$	•	450 180	2000 800		450 180	2000 800		V/mV V/mV
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 13.5V$	•	112	128		112	128		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 1.3 \text{V to } \pm 20 \text{V}$	•	111	128		111	128		dB
	Input Voltage Range	CISOVATA	•	± 13.5	± 14.2		± 13.5	± 14.2		V
V _{OUT}	Output Voltage Swing	$R_L = 10k\Omega$	•	± 13	± 13.7		± 13	± 13.7	- 403	V
Is	Supply Current				380	700		380	700	μА

ELECTRICAL CHARACTERISTICS

 $V_S = \pm 15V$, $V_{CM} = 0V$, $-40^{\circ}C \le T_A \le 85^{\circ}C$, unless otherwise noted. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	LT1097CN TYP	I8 MAX	MIN	LT1097S8 TYP	MAX	UNITS
Vos	Input Offset Voltage	40 258	•		25	130	tr.	30	170	μV
Aq q-qVa	Average Temperature Coefficient of Input Offset Voltage	0.5	•		0.3	1.2	9	0.3	1.6	μVI°C
los	Input Offset Current	16	•		70	600	e Density	85	750	рА
payive and page of	Average Temperature Coefficient of Input Offset Current	22	•		0.5	5 of whit 0	1	0.6	6	pA/°C
I _B	Input Bias Current	0.030	•		±70	± 600	it Density	± 85	±750	pA
SHVAQ	Average Temperature Coefficient of Input Bias Current	800.0	•		0.5	5		0.6	6 an mani	pA/°C
A _{VOL}	Large Signal Voltage Gain	$V_{OUT} = \pm 12V, R_L \ge 10k\Omega$ $V_{OUT} = \pm 10V, R_L \ge 2k\Omega$	•	300	1700 700		300	1700 700	Differe Comm	V/mV V/mV
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 13.5V$	•	108	127		108	127	to / Jugni.	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 1.5 \text{V to } \pm 20 \text{V}$	•	108	127	# = WidV	108	127	nomina0	dB
	Input Voltage Range		•	± 13.5	±14.0		± 13.5	± 14.0	GUBIT	V
V _{OUT}	Output Voltage Swing	$R_L = 10k\Omega$	•	± 13	± 13.6	III & - gV	± 13	± 13.6	PRINT	V
Is	Supply Current	200 2600	•		400	800	nie Dein	400	800	μΑ

The • denotes the specifications which apply over the full operating temperature range.


Note 1: Differential input voltages greater than 1V will cause excessive current to flow through the input protection diodes unless limiting resistance is used.


Note 2: This parameter is guaranteed by design and is not tested.

Note 3: Power supply rejection ratio is measured at the minimum supply voltage.


Note 4: This parameter is not 100% tested.

Note 5: The LT1097 is not tested and is not quality-assurance-sampled at -40°C and at 85°C. These specifications are guaranteed by design, correlation and/or inference from 0°C, 25°C and/or 70°C tests.







Input Bias Current vs Temperature




Minimum Supply Voltage, Common Mode Range and Voltage Swing at V_{MIN}




Warm-Up Drift




Input Bias Current Over Common **Mode Range**




Output Short Circuit Current vs Time




0.1Hz to 10Hz Noise




0.01Hz to 10Hz Noise



Noise Spectrum








2

APPLICATIONS INFORMATION


The LT1097 is pin compatible to, and directly replaces such precision op amps as the OP-07, OP-77, AD707, OP-97, OP-177, LM607, and LT1001 with improved price/performance. Compatibility includes externally nulling the offset voltage, as all of the above devices are trimmed with a potentiometer between pins 1 and 8 and the wiper tied to V $^+$.

The simple difference amplifier can be used to illustrate the all-around excellence of the LT1097. The 50k input resistance is selected to be large enough compared to input signal source resistances. Simultaneously, the 50k resistors should not dominate the precision and noise error

± 27V Common Mode Range Difference Amplifier



Frequency Compensation and Optional Offset Nulling



budget. Assuming perfect matching between the four resistors, the following table summarizes the input referred performance obtained using the LT1097 and other popular, low-cost precision op amps.

Input offset voltage can be adjusted over a $\pm 600 \mu V$ range with a 10k potentiometer.

The LT1097 is internally compensated for unity gain stability. As shown on the Capacitive Load Handling plot, the LT1097 is stable with any capacitive load. However, the overcompensation capacitor, C_S, can be used to reduce overshoot with heavy capacitive loads, to narrow noise bandwidth, or to stabilize circuits with gain in the feedback loop.

Guaranteed Performance, $V_S = \pm 15V$, $T_A = 25$ °C

PARAMETER/UNITS	LT1097CN8	OP-77GP	AD707JN	OP-177GP	OP-97FP
Error Terms in μ V V_{OS} Max I_{OS} Max × 25k Gain Min, 10V Out CMRR, Min, ± 25V In PSRR, Min, $V_S = \pm 15V \pm 10\%$	50 6 14 22 6	100 70 5 20 9	90 50 3 13 9	60 70 5 22	75 4 50 39 9
Sum of All Error Terms, μV	98	204	165	166	177
0.1Hz to 10Hz Noise, μVp-p Typ Voltage Noise Current Noise x 50k Resistor Noise	0.50 0.11 0.55	0.38 0.75 0.55	0.23 0.70 0.55	0.38 0.75 0.55	0.50 0.10 0.55
RMS Sum μVp-p	0.75	1.00	0.92	1.00	0.75
Drift with Temp, _# V/°C TCV _{OS} Max TCI _{OS} Max × 25k	1.0 0.1	1.2 2.1	1.0 1.0	1.2 2.1	2.0 0.2
Sum of Drift Terms μV/°C	1.1	3.3	2.0	3.3	2.2
Supply Current Max, mA	0.56	2.0	3.0	2.0	0.60
Price, 1000's, \$	0.97		SIMILAR OR HIGHE	:R	HIGHER



APPLICATIONS INFORMATION

The availability of the compensation terminal permits the use of feedforward frequency compensation to enhance slew rate. The voltage follower feedforward scheme bypasses the amplifier's gain stages and slews at nearly $10V/\mu s$.

The inputs of the LT1097 are protected with back-to-back diodes. In the voltage follower configuration, when the input is driven by a fast, large signal pulse (>1V), the input


protection diodes effectively short the output to the input during slewing, and a current, limited only by the output short circuit protection will flow through the diodes.

The use of a feedback resistor, as shown in the voltage follower feedforward diagram, is recommended because this resistor keeps the current below the short circuit limit, resulting in faster recovery and settling of the output.


Pulse Response of Feedforward Test Circuit for Offset Voltage Follower Feedforward Compensation Compensation and its Drift with Temperature 50pF 50k* 15V 10k LT1097 100Ω* LT1097 5k 50k* $V_0 = 1000 V_{0S}$ 5μs/DIV *RESISTORS MUST HAVE LOW THERMOELECTRIC POTENTIAL

TYPICAL APPLICATIONS


Low Power Comparator with $< 10 \mu V$ Hysteresis



Input Amplifier for 4 1/2 Digit Voltmeter



SCHEMATIC DIAGRAM





Ultra-Low Noise, Low Distortion, Audio Op Amp

FEATURES

■ Voltage Noise 1.2nV/√Hz Max at 1kHz 0.9nV/√Hz Typ at 1kHz

■ Voltage and Current Noise 100% Tested

■ Gain-Bandwidth Product 40MHz Min
■ Slew Rate 10V/μs Min
■ Voltage Gain 2 Million Min

■ Low THD@10kHz, A_V = −10, R_L = 600Ω, V_O = 7V_{RMS}

■ Low IMD, CCIF Method, $A_V = +10$, $R_L = 600\Omega$, 0.0002% $V_O = 7V_{RMS}$

DESCRIPTION

0.002%

The LT1115 is the lowest noise audio operational amplifier available. This ultra-low noise performance (0.9 nV / Hz) @ 1kHz) is combined with high slew rates $(>15 \text{V} / \mu \text{s})$ and very low distortion specifications.


The RIAA circuit shown below using the LT1115 has very low distortion and little deviation from ideal RIAA response (see graph).

APPLICATIONS


- High Quality Audio Preamplifiers
- Low Noise Microphone Preamplifiers
- Very Low Noise Instrumentation Amplifiers
- Low Noise Frequency Synthesizers
- Infrared Detector Amplifiers
- Hydrophone Amplifiers
- Low Distortion Oscillators

TYPICAL APPLICATION

RIAA Phonograph Preamplifier (40/60db Gain)




Measured Deviation from RIAA Response. Input@1kHz = 1mV_{RMS} Pre-Emphasized.



2

Supply Voltage	± 22V
Differential Input Current (Note 4)	
Input Voltage Equal to Suppl	y Voltage
Output Short Circuit Duration	Indefinite
Operating Temperature Range0°	C to 70°C
Storage Temperature Range 65°C	to 150°C
Lead Temperature (Soldering, 10 sec.)	

ABSOLUTE MAXIMUM RATINGS PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $V_S = \pm 18V$, $T_A = 25^{\circ}C$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	LT11 MIN TYP		UNITS
THD	Total Harmonic Distortion@10kHz	$A_V = -10$, $V_O = 7V_{RMS}$, $R_L = 600$	offerting and testing	2) vistamikorden h	%
IMD	Inter-Modulation Distortion (CCIF)	$A_V = 10, V_O = 7V_{RMS}, R_L = 600$	0.00 × 0.00	02	%
Vos	Input Offset Voltage	(Note 1)	50	200	μV
los	Input Offset Current	V _{CM} = 0V	30	200	nA
I _B	Input Bias Current	V _{CM} = 0V	± 50	± 380	nA
e _n	Input Noise Voltage Density	f _o = 10Hz f _o = 1000Hz, 100% tested	1.0 0.9	1.2	nV/√Hz nV/√Hz
	Wideband Noise	DC to 20kHz	120		nV _{RMS}
	Corresponding Voltage Level re 0.775V		- 136		dB
in	Input Noise Current Density (Note 2)	f _o = 10Hz f _o = 1000Hz, 100% tested	4.7 1.2	2.2	pA/√Hz pA/√Hz
COLU	Input Resistance Common-Mode Differential Mode	Wideband Vollage Noise (0.1Hz to Frequency Indicated)	250 15	d Noise, DC to 20	MΩ kΩ
	Input Capacitance	A THE PROPERTY	5		pF
EX.	Input Voltage Range		± 13.5 ± 15.0		V
CMRR	Common-Mode Rejection Ratio	V _{CM} = ± 13.5V	104 123		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4V \text{ to } \pm 19V$	104 126		dB
A _{VOL}	Large Signal Voltage Gain	$R_L \ge 2k\Omega$, $V_o = \pm 14.5V$ $R_L \ge 1k\Omega$, $V_o = \pm 13V$ $R_L \ge 600\Omega$, $V_o = \pm 10V$	2.0 20 1.5 15 1.0 10		V/μV V/μV V/μV
V _{OUT}	Maximum Output Voltage Swing	No Load $R_L \ge 2k\Omega$ $R_L \ge 600\Omega$	± 15.5 ± 16.5 ± 14.5 ± 15.5 ± 11.0 ± 14.5		V V V
SR	Slew Rate	A _{VCL} = -1	10 15		V/μs
GBW	Gain-Bandwidth Product	f _o = 20kHz (Note 3)	40 70		MHz
Z _o	Open Loop Output Impedance	$V_0 = 0, I_0 = 0$	70		Ω
Is	Supply Current		8.5	11.5	mA

ELECTRICAL CHARACTERISTICS $V_S = \pm 18V$, $0^{\circ}C \le T_A \le 70^{\circ}C$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	CONDITIONS			MAX	UNITS
Vos	Input Offset Voltage	(Note 1)		lenba	75	280	μV
ΔV _{OS} /ΔT	Average Input Offset Drift	shnifebr		******	0.5	mond non	μV/°C
los	Input Offset Current	V _{CM} = 0V)°0. •		40	300	nA
I _B	Input Bias Current	V _{CM} = 0V	30		±70	± 550	nA
3	Input Voltage Range	1.800°C		± 13	± 14.8	equis rega	ig beeV
CMRR	Common-Mode Rejection Ratio	$V_{CM} = \pm 13V$	•	100	120		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4.5 V \text{ to } \pm 18 V$	•	100	123		dB
A _{VOL}	Large Signal Voltage Gain	$R_L \ge 2k\Omega$, $V_o = \pm 13V$ $R_L \ge 1k\Omega$, $V_o = \pm 11V$	•	1.5 1.0	15 10		V/μV V/μV
V _{OUT}	Maximum Output Voltage Swing	No Load $R_{L} \ge 2k\Omega$ $R_{L} \ge 600\Omega$	•	± 15 ± 13.8 ± 10	± 16.3 ± 15.3 ± 14.3		V
Is	Supply Current	19.50.1		B. 100 (2) 4(3)	9.3	13	mA

The • denotes the specifications which apply over the full operating temperature range.

Note 1: Input Offset Voltage measurements are performed by automatic test equipment approximately 0.5 sec. after application of power.


Note 2: Current noise is defined and measured with balanced source resistors. The resultant voltage noise (after subtracting the resistor noise on an RMS basis) is divided by the sum of the two source resistors to obtain current noise.

Note 3: Gain-bandwidth product is not tested. It is guaranteed by design and by inference from the slew rate measurement.

Note 4: The inputs are protected by back-to-back diodes. Current limiting resistors are not used in order to achieve low noise. If differential input voltage exceeds ± 1.8V, the input current should be limited to 25mA.


TYPICAL PERFORMANCE CHARACTERISTICS

Wideband Noise, DC to 20kHz





VERTICAL SCALE = 0.5 \(\mu \text{V} / \text{DIV} \)
HORIZONTAL SCALE = 0.5 \(\mu \text{SCALE} \)

Wideband Voltage Noise (0.1Hz to Frequency Indicated)



Total Noise vs Matched Source Resistance







*See CCIF Test Note at end of "Typical Performance Characteristics."




Total Noise vs Unmatched Source Resistance




Current Noise Spectrum




Voltage Noise vs Temperature




Voltage Noise vs Supply Voltage




Supply Current vs Temperature




Output Short Circuit Current vs Time




Voltage Gain vs Frequency




Gain, Phase vs Frequency




Voltage Gain vs Supply Voltage




Voltage Gain vs Load Resistance




Capacitance Load Handling




Common-Mode Limit Over Temperature




Common-Mode Rejection Ratio




Power Supply Rejection Ratio



Large Signal Transient Response




Small Signal Transient Response




 $\begin{array}{l} A_V\!=\!-1,\,R_S\!=\!R_f\!=\!2k\Omega \\ C_f\!=\!30pF,\,C_L\!=\!80pF \end{array}$

Maximum Output vs Frequency (Power Bandwidth*)



Closed Loop Output Impedance





CCIF Testing

Note: The CCIF twin-tone intermodulation test inputs two closely spaced equal amplitude tones to the device under test (DUT). The analyzer then measures the intermodulation distortion (IMD) produced in the DUT by measuring the difference tone equal to the spacing between the tones.

The amplitude of the IMD test input is in sinewave peak equivalent terms. As an example, selecting an amplitude of 1.000V will result in the complex IMD signal having the same 2.828V peak-to-peak amplitude that a 1.000V sinewave has. Clipping in a DUT will thus occur at the same input amplitude for THD + N and IMD modes.

APPLICATIONS INFORMATION — NOISE

Voltage Noise vs Current Noise

The LT1115's less than 1nVI√Hz voltage noise matches that of the LT1028 and is three times better than the lowest voltage noise heretofore available (on the LT1007/1037). A necessary condition for such low voltage noise is operating the input transistors at nearly 1mA of collector currents, because voltage noise is inversely proportional to the square root of the collector current. Current noise, however, is directly proportional to the square root of the collector current. Consequently, the LT1115's current noise is significantly higher than on most monolithic op amps.

Therefore, to realize truly low noise performance it is important to understand the interaction between voltage noise (e_n) , current noise (i_n) and resistor noise (r_n) .

Total Noise vs Source Resistance


The total input referred noise of an op amp is given by

$$e_t = [e_n^2 + r_n^2 + (i_n R_{eq})^2]^{1/2}$$

where R_{eq} is the total equivalent source resistance at the two inputs

and
$$r_n = \sqrt{4kTR_{eq}} = 0.13\sqrt{R_{eq}}$$
 in nV/ \sqrt{Hz} at 25°C

As a numerical example, consider the total noise at 1kHz of the gain of 1000 amplifier shown below.



 $R_{eq} = 100\Omega + 100\Omega \parallel 100k \approx 200\Omega$

 $r_0 = 0.13\sqrt{200} = 1.84 \text{nV}/\sqrt{\text{Hz}}$

 $e_n = 0.85 \text{nV}/\sqrt{\text{Hz}}$

 $i_n = 1.0 pA/\sqrt{Hz}$

 $e_t = [0.85^2 + 1.84^2 + (1.0 \times 0.2)^2]^{1/2} = 2.04 \text{nV}/\sqrt{\text{Hz}}$

output noise = $1000 e_t = 2.04 \mu V / \sqrt{Hz}$

At very low source resistance (R_{eq} <40 Ω) voltage noise dominates. As R_{eq} is increased resistor noise becomes the largest term—as in the example above—and the LT1115's voltage noise becomes negligible. As R_{eq} is further increased, current noise becomes important. At 1kHz, when R_{eq} is in excess of 20k Ω , the current noise component is larger than the resistor noise. The total noise versus matched source resistance plot illustrates the above calculations.

APPLICATIONS INFORMATION — NOIS€

The plot also shows that current noise is more dominant at low frequencies, such as 10Hz. This is because resistor noise is flat with frequency, while the 1/f corner of current noise is typically at 250Hz. At 10Hz when $R_{eq} > 1k\Omega$, the current noise term will exceed the resistor noise.

When the source resistance is unmatched, the total noise versus unmatched source resistance plot should be consulted. Note that total noise is lower at source resistances below $1k\Omega$ because the resistor noise contribution is less. When $R_S > 1k\Omega$ total noise is not improved, however. This is because bias current cancellation is used to reduce input bias current. The cancellation circuitry injects two correlated current noise components into the two inputs. With matched source resistors the injected current noise creates a common-mode voltage noise and gets rejected by the amplifier. With source resistance in one input only, the cancellation noise is added to the amplifier's inherent noise.

In summary, the LT1115 is the optimum amplifier for noise performance—provided that the source resistance is kept low. The following table depicts which op amp manufactured by Linear Technology should be used to minimize noise—as the source resistance is increased beyond the LT1115's level of usefulness.

Best Op Amp for Lowest Total Noise vs Source Resistance

SOURCE RESISTANCE	BEST OP AMP					
(Note 1)	AT LOW FREQ (10Hz)	WIDEBAND (1kHz)				
0 to 400Ω	LT1028/1115	LT1028/1115				
400Ω to 4kΩ	LT1007/1037	LT1028/1115				
$4k\Omega$ to $40k\Omega$	LT1001*	LT1007/1037				
40kΩ to 500kΩ	LT1012*	LT1001*				
500 k Ω to 5 M Ω	LT1012* or LT1055	LT1012*				
>5M	LT1055	LT1055				

Note 1: Source resistance is defined as matched or unmatched, e.g., $R_S = 1k\Omega$ means: $1k\Omega$ at each input, or $1k\Omega$ at one input and zero at the other.

APPLICATIONS INFORMATION GENERAL

LOW ESR

316k, 0.1%

The LT1115 is a very high performance op amp, but not necessarily one which is optimized for universal application. Because of very low voltage noise and the resulting high gain-bandwidth product, the device is most applicable to relatively high gain applications. Thus, while the LT1115 will provide notably superior performance to the 5534 in most applications, the device may require circuit modifications to be used at very low noise gains.

The part is not generally applicable for unity gain followers or inverters. In general, it should always be used with good low impedance bypass capacitors on the supplies, low impedance feedback values, and minimal capacitive loading. Ground plane construction is recommended, as is a compact layout.

TOTAL

20

100

FREQUENCY (Hz)

TYPICAL APPLICATIONS THD + Noise vs Frequency (Figure 1) Figure 1. Balanced Transformerless Microphone Preamp T_A=25°C NOISE (%) 1k, 0.1% 316k, 0.1% $V_{OUT} = 2.92V_{RMS}$ $R_S = 150\Omega$ DISTORTION + 1µF 35V LOW ESB 4.7µFIFILM 100 1% HARMONIC

10k 1%

NOTE: MATCH RESISTOR PAIRS R3 T0 ±0.1%



1k, 0.1%

 $V_{IN} = 10 \text{mV}_{RMS}$

^{*} These op amps are best utilized in applications requiring less bandwidth than audio.

NOTE 1: USE SINGLE POINT GROUND.

NOTE 2: USE ≥ 470µF CAPACITORS AT EACH

INCOMING SUPPLY TERMINAL (I.E. AT BOARD EDGE).


Figure 2. Low Noise DC Accurate × 10 Buffered Line Amplifier -RBOOST J 35V OUTPUT RL INPUT-R1 LT1010CT LT1115 100Ω C1 2N4304* 12mA RESISTORS 1% METAL FILM CAPACITORS—BYPASS: LOW ESR OTHER: POLYESTER OR OTHER R2 909Ω HIGH QUALITY FILM. ~250\Omega OR USE 2mA CURRENT SOURCE 18V 1+ 35V SELECT FOR 2mA **₹**100k 33.2k, 1%≸ **≸**33.2k, 1% 18V LT1097 100k I OPTIONAL SERVO LOOP I LOWERS OFFSET TO <50µV

Figure 3. RIAA Moving Coil "Pre-Pre" Amplifier (+40/+30dB Gain Low Noise Servo'd Amplifier)


NOTE 3: FOR BETTER NOISE PERFORMANCE AT

SLIGHTLY LESS DRIVE CAPABILITY: R1 = 430,


 $R2 = 392\Omega$, DELETE C1.




THD + Noise vs Frequency (Figure 2)



CCIF IMD Test (Twin Tones at 13 and 14kHz) (Figure 3)




Noise vs Frequency (Figure 3)




NOTE: NOISE AT 1kHz REFERRED TO INPUT ~2nV

Figure 4. Moving Coil Passive RIAA Phonograph Pre-Amp



Deviation from RIAA Response Input@1kHz = 232µV_{RMS} Pre-Emphasized (Figure 4)



THD + Noise vs Frequency Input @ 1kHz = 232μ V_{RMS} Pre-Emphasized (Figure 4)







Figure 5. High Performance Transformer Coupled Microphone Pre-Amp








RISETIME OF PRE-AMP $\rm A_V\!=\!20dB$ $\rm V_{IN}\!=\!400mV,$ $\rm 2kHz$ SQUARE WAVE MEASURED AT SINGLE ENDED OUTPUT BEFORE TRANSFORMER

THD + Noise vs Frequency (Gain = 20dB) Balanced In/ Balanced Out (Figure 5)



Frequency Response (Gain = 20dB) Balanced In/ Balanced Out (Figure 5)





Figure 6. Ultra Low THD Oscillator (Sine Wave) (<5ppm Distortion)





Dual/Quad Low Noise. High Speed Precision Op Amps

FEATURES

2.7nV/√Hz Typ ■ 100% Tested Low Voltage Noise 4.2nV/√Hz Max Slew Rate 12.5MHz Tvp Gain Bandwidth Product Offset Voltage, Prime Grade Low Grade High Voltage Gain 5 Million Min Supply Current Per Amplifier 2.75mA Max ■ Common Mode Rejection

 Power Supply Rejection Available in 8-Pin SO Package

APPLICATIONS

- Two and Three Op Amp Instrumentation Amplifiers
- Low Noise Signal Processing
- Active Filters
- Microvolt Accuracy Threshold Detection
- Strain Gauge Amplifiers
- Direct Coupled Audio Gain Stages
- Tape Head Preamplifiers
- Infrared Detectors

DESCRIPTION

4.5V/us Typ

70_uV Max

100µV Max

112dB Min

116dB Min

The LT1124 dual and LT1125 quad are high performance op amps that offer higher gain, slew rate, and bandwidth than the industry standard OP-27 and competing OP-270/ OP-470 op amps. In addition, the LT1124/LT1125 have lower IB and IOS than the OP-27; lower VOS and noise than the OP-270/OP-470.

In the design, processing, and testing of the device, particular attention has been paid to the optimization of the entire distribution of several key parameters. Slew rate. gain bandwidth, and 1kHz noise are 100% tested for each individual amplifier. Consequently, the specifications of even the lowest cost grades (the LT1124C and the LT1125C) have been spectacularly improved compared to equivalent grades of competing amplifiers.

Power consumption of the LT1124 is one half of two OP-27s. Low power and high performance in an 8-pin SO package make the LT1124 a first choice for surface mounted systems and where board space is restricted.

For a decompensated version of these devices, with three times higher slew rate and bandwidth, please see the LT1126/LT1127 data sheet.


Protected by U.S. patents 4,775,884 and 4,837,496

+15V GUARD 4 1/4 OUTPUT LT1125 1/4 LT1125 €30k -15V GUARD < GAIN = 30 (1 + R_F/R_G) ≈ 1000 POWER BW = 170kHz SMALL SIGNAL BW = 400kHz NOISE = 3.8µV/√Hz AT OUTPUT $V_{DS} = 35 \mu V$

LT1125

Instrumentation Amplifier with Shield Driver

Input Offset Voltage Distribution (All Packages, LT1124 and LT1125)




ABSOLUTE MAXIMUM RATINGS

Supply Voltage	±22V
Input Voltages Equal to	Supply Voltage
Output Short Circuit Duration	Indefinite
Differential Input Current (Note 5)	±25mA
Lead Temperature (Soldering, 10 sec.)	300°C

Operating Temperature Range	
LT1124AM/LT1124M	
LT1125AM/LT1125M	55°C to 125°C
LT1124AC/LT1124C	
LT1125AC/LT1125C	40°C to 85°C
Storage Temperature Range	
All Grades	-65°C to 150°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $V_8 = \pm 15V$, $T_A = 25^{\circ}C$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS (Note 1)	LT1124AM/AC LT1125AM/AC MIN TYP MAX	LT1124M/C LT1125M/C MIN TYP MAX	UNITS
V _{OS}	Input Offset Voltage	LT1124 LT1125	20 70 25 90	25 100 30 140	μV μV
ΔV _{OS} ΔTime	Long Term Input Offset Voltage Stability		0.3	0.3	μV/Mo
los	Input Offset Current	LT1124 LT1125	5 15 6 20	6 20 7 30	nA nA



ELECTRICAL CHARACTERISTICS $V_8 = \pm 15V, \, T_A = 25^{\circ}C, \, unless \, otherwise \, noted.$

SYMBOL	PARAMETER MAS	CONDITIONS (Note 1)	LT1124AM/AC LT1125AM/AC MIN TYP MAX	LT1124M/C LT1125M/C MIN TYP MAX	UNITS
I _B	Input Bias Current	ndelinite. LITIZDAMALITI	±7 ±20	±8 ±30	nA
en	Input Noise Voltage	0.1Hz to 10Hz (Notes 7 and 8)	70 200	70	nVp-p
0 10 8570	Input Noise Voltage Density	f _O = 10Hz (Note 3) f _O = 1000Hz (Note 2)	3.0 5.5 2.7 4.2	3.0 5.5 2.7 4.2	nV/√Hz nV/√Hz
in oat of	Input Noise Current Density	f _O = 10Hz f _O = 1000Hz	1.3 0.3	1.3 0.3	pA/√Hz pA/√Hz
V _{CM}	Input Voltage Range		±12.0 ±12.8	±12.0 ±12.8	V
CMRR	Common Mode Rejection Ratio	V _{CM} = ±12V	112 126	106 124	dB
PSRR	Power Supply Rejection Ratio	V _S = ±4V to ±18V	116 126	110 124	dB
A _{VOL}	Large Signal Voltage Gain	$R_L \ge 10k\Omega$, $V_0 = \pm 10V$ $R_L \ge 2k\Omega$, $V_0 = \pm 10V$	5.0 17.0 2.0 4.0	3.0 15.0 1.5 3.0	V/μV V/μV
Vout	Maximum Output Voltage Swing	$R_L \ge 2k\Omega$	±13.0 ±13.8	± 12.5 ± 13.8	V
SR	Slew Rate	$R_L \ge 2k\Omega$ (Notes 2 and 6)	3.0 4.5	2.7 4.5	V/µs
GBW	Gain-Bandwidth Product	f ₀ =100kHz (Note 2)	9.0 12.5	8.0 12.5	MHz
Z ₀	Open Loop Output Resistance	$V_0 = 0, I_0 = 0$	75	75	Ω
Is	Supply Current Per Amplifier		2.3 2.75	2.3 2.75	mA
CJ8 ACN8	Channel Separation	$f \le 10$ Hz (Note 8) $V_0 = \pm 10$ V, $R_L = 2$ k Ω	134 150	130 150	dB

ELECTRICAL CHARACTERISTICS $V_S = \pm 15V, -55^{\circ}C \le T_A \le 125^{\circ}C,$ unless otherwise noted.

LMA		VANOVA (N-4-4)	2565	LT1124AM LT1125AM	LT1124M LT1125M	шито
SYMBOL	PARAMETER	CONDITIONS (Note 1)		MIN TYP MAX	MIN TYP MAX	UNITS
Vos	Input Offset Voltage	LT1124 LT1125	•	50 170 55 190	60 250 70 290	μV μV
AV	Average Input Offset Voltage Drift		•	0.3 1.0	0.4 1.5	μV/°C
$\Delta V_{OS} \over \Delta Temp$	Average input offset voltage Drift	(Note 4)	•	0.3 1.0	0.4 1.5	μν/-υ
I _{OS}	Input Offset Current	LT1124 LT1125	•	18 45 18 55	20 60 20 70	nA nA
I _B	Input Bias Current	D 0 100	•	±18 ±55	±20 ±70	nA
V _{CM}	Input Voltage Range	READON'S L.	•	± 11.3 ± 12	±11.3 ±12	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 11.3V$	•	106 122	100 120	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4V$ to $\pm 18V$	•	110 122	104 120	dB
A _{VOL}	Large Signal Voltage Gain	$R_L \ge 10k\Omega$, $V_0 = \pm 10V$ $R_L \ge 2k\Omega$, $V_0 = \pm 10V$	•	3.0 10.0 1.0 3.0	2.0 10.0 0.7 2.0	V/μV V/μV
V _{OUT}	Maximum Output Voltage Swing	$R_L \ge 2k\Omega$	•	± 12.5 ± 13.6	± 12.0 ± 13.6	V
SR	Slew Rate	$R_L \ge 2k\Omega$ (Notes 2 and 6)		2.3 3.8	2.0 3.8	V/µs
Is	Supply Current Per Amplifier	ADDRESS OF THE PARTY OF THE PAR	•	2.5 3.25	2.5 3.25	mA

ELECTRICAL CHARACTERISTICS $v_S = \pm 15 V$, $0^{\circ}C \le T_A \le 70^{\circ}C$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS (Note 1)	zet0	LT11	124A0 125A0 TYP			T11240 T11250 TYP		UNITS
Vos	Input Offset Voltage	LT1124	•		35	120		45	170	μV
		LT1125	•		40	140		50	210	μV
ΔV _{OS} ΔTemp	Average Input Offset Voltage Drift	(Note 4)	•	NOW.	0.3	1.0		0.4	1.5	μV/°C
los	Input Offset Current	LT1124	•	- 9	6	25		7	35	nA
لسالة		LT1125			7	35	Hall alle h	8	45	nA
IB	Input Bias Current			±	8	±35	一世でしま	±9	± 45	nA
V _{CM}	Input Voltage Range			± 11.5 ±	12.4		±11.5	± 12.4		V
CMRR	Common Mode Rejection Ratio	V _{CM} = ±11.5V		109	125		102	122		dB
PSRR	Power Supply Rejection Ratio	V _S = ±4V to ±18V	•	112	125		107	122	15 5 6.	dB
Avol	Large Signal Voltage Gain	$R_L \ge 10k\Omega$, $V_0 = \pm 10V$	•	4.0	15.0		2.5	14.0)	V/µV
001 00	01 01 1.0	$R_L \ge 2k\Omega$, $V_0 = \pm 10V$		1.5	3.5		1.0	2.5		V/µV
Vout	Maximum Output Voltage Swing	$R_L \ge 2k\Omega$	•	± 12.5 ±	13.7		± 12.0	± 13.7		V
SR	Slew Rate	$R_L \ge 2k\Omega$ (Notes 2 and 6)	•	2.6	4.0	100/11/- 100/15	2.4	4.0	P. Colonia	V/µs
Is	Supply Current Per Amplifier		•	1-1-1	2.4	3.0		2.4	3.0	mA

ELECTRICAL CHARACTERISTICS $V_S = \pm 15V, -40^{\circ}C \le T_A \le 85^{\circ}C$, unless otherwise noted. (Note 9)

SYMBOL	PARAMETER	CONDITIONS (Note 1)		LT1124A(LT1125A(MIN TYP	Color of the color	LT11240 LT11250 MIN TYP		UNITS
V _{OS}	Input Offset Voltage	LT1124 LT1125	•	40 45	140 160	50 55	200 240	μV μV
ΔV _{OS} ΔTemp	Average Input Offset Voltage Drift	Secret Macerial	•	0.3	1.0	0.4	1.5	μV/°C
I _{OS}	Input Offset Current	LT1124 LT1125	•	15 15	40 50	17 17	55 65	nA nA
IB	Input Bias Current			± 15	±50	± 17	± 65	nA
V _{CM}	Input Voltage Range	-25 0 - 25 00 75 100 125	•	± 11.4 ± 12.2		±11.4 ±12.2		V V
CMRR	Common Mode Rejection Ratio	V _{CM} = ±11.4V		107 124		101 121		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4V \text{ to } \pm 18V$	•	111 124	KON-NITT	106 121		dB
A _{VOL}	Large Signal Voltage Gain	$R_L \ge 10k\Omega$, $V_0 = \pm 10V$ $R_L \ge 2k\Omega$, $V_0 = \pm 10V$	•	3.5 12.0 1.2 3.2		2.2 12.0 0.8 2.3	Tanio e	V/μV V/μV
V _{OUT}	Maximum Output Voltage Swing	$R_L \ge 2k\Omega$		± 12.5 ± 13.6		± 12.0 ± 13.6	NI name	V
SR	Slew Rate	$R_L \ge 2k\Omega$ (Note 6)	•	2.4 3.9	-	2.1 3.9		V/µs
Is	Supply Current Per Amplifier	Name (Sept of the little in		2.4	3.25	2.4	3.25	mA

The \bullet denotes the specifications which apply over the full operating temperature range.

Note 1: Typical parameters are defined as the 60% yield of parameter distributions of individual amplifiers; i.e., out of 100 LT1125's (or 100 LT1124's) typically 240 op amps (or 120) will be better than the indicated specification.

Note 2: This parameter is 100% tested for each individual amplifier.

Note 3: This parameter is sample tested only.

Note 4: This parameter is not 100% tested.


Note 5: The inputs are protected by back-to-back diodes. Current limiting resistors are not used in order to achieve low noise. If differential input voltage exceeds $\pm 1.4V$, the input current should be limited to 25mA.


Note 6: Slew rate is measured in $A_V = -1$; input signal is $\pm 7.5V$, output measured at $\pm 2.5V$.


Note 7: 0.1Hz to 10Hz noise can be inferred from the 10Hz noise voltage density test. See the test circuit and frequency response curve for 0.1Hz to 10Hz tester in the Applications Information section of the LT1007 or LT1028 data sheets.


Note 8: This parameter is guaranteed but not tested.


Note 9: The LT1124/LT1125 are not tested and are not quality-assurance-sampled at -40°C and at 85°C. These specifications are guaranteed by design, correlation and/or inference from -55°C, 0°C, 25°C, 70°C and/or 125°C tests.



























2


TYPICAL PERFORMANCE CHARACTERISTICS



























TYPICAL PERFORMANCE CHARACTERISTICS TO DOMINIO TO THE PERFORMANCE CHARACTERISTICS THE PERFORMANCE CHARACTERISTICS TO THE PERFORMANCE CHARACTERISTICS TO THE









Total Harmonic Distortion and Noise vs Frequency for Non-Inverting Gain




Total Harmonic Distortion and Noise vs Frequency for Inverting Gain




Total Harmonic Distortion and Noise vs Frequency for Competitive Devices




Total Harmonic Distortion and Noise vs Output Amplitude for Non-Inverting Gain



Total Harmonic Distortion and Noise vs Output Amplitude for Inverting Gain



Intermodulation Distortion (CCIF Method)* vs Frequency LT1124 and OP270



*See LT1115 data sheet for definition of CCIF testing

APPLICATIONS INFORMATION

The LT1124 may be inserted directly into OP-270 sockets. The LT1125 plugs into OP-470 sockets. Of course, all standard dual and quad bipolar op amps can also be replaced by these devices.

Matching Specifications

In many applications the performance of a system depends on the matching between two op amps, rather than the individual characteristics of the two devices. The three op amp instrumentation amplifier configuration shown in this data sheet is an example. Matching characteristics are not 100% tested on the LT1124/LT1125.


Some specifications are guaranteed by definition. For example, $70\mu V$ maximum offset voltage implies that mismatch cannot be more than $140\mu V$. 112dB (= $2.5\mu V/V$) CMRR means that worst case CMRR match is 106dB ($5\mu V/V$). However, the following table can be used to estimate the expected matching performance between the two sides of the LT1124, and between amplifiers A and D, and between amplifiers B and C of the LT1125.

Offset Voltage and Drift

Thermocouple effects, caused by temperature gradients across dissimilar metals at the contacts to the input terminals, can exceed the inherent drift of the amplifier unless proper care is exercised. Air currents should be minimized, package leads should be short, the two input leads should be close together and maintained at the same temperature.

The circuit shown to measure offset voltage is also used as the burn-in configuration for the LT1124/LT1125, with the supply voltages increased to ± 16 V.

Test Circuit for Offset Voltage and Offset Voltage Drift with Temperature




Expected Match

	2-		IAM/AC SAM/AC		24M/C 25M/C	7-
PARAMETER		50% YIELD	98% YIELD	50% YIELD	98% YIELD	UNITS
V _{OS} Match, ΔV _{OS}	LT1124 LT1125	20 30	110 150	30 50	130 180	μV μV
Temperature Coeffi	cient Match	0.35	1.0	0.5	1.5	μV/°C
Average Non-Invert	ting I _B	6	18	7	25	nA
Match of Non-Inver	ting I _B	7	22	8	30	nA
CMRR Match		126	115	123	112	dB
PSRR Match		127	118	127	114	dB

APPLICATIONS INFORMATION


High Speed Operation

When the feedback around the op amp is resistive (R_F) , a pole will be created with R_F , the source resistance and capacitance $(R_S,\,C_S)$, and the amplifier input capacitance $(C_{IN}\approx 2pF)$. In low closed loop gain configurations and with R_S and R_F in the kilohm range, this pole can create excess phase shift and even oscillation. A small capacitor (C_F) in parallel with R_F eliminates this problem. With R_S $(C_S\,+\,C_{IN})\,=\,R_F\,C_F$, the effect of the feedback pole is completely removed.



Unity Gain Buffer Applications

When $R_F \le 100\Omega$ and the input is driven with a fast, large signal pulse (>1V), the output waveform will look as shown.



During the fast feedthrough-like portion of the output, the input protection diodes effectively short the output to the input and a current, limited only by the output short circuit protection, will be drawn by the signal generator. With $R_F \geq 500\Omega$, the output is capable of handling the current requirements (I_L \leq 20mA at 10V) and the amplifier stays in its active mode and a smooth transition will occur.

Noise Testing

Each individual amplifier is tested to $4.2\text{nV}/\sqrt{\text{Hz}}$ voltage noise; i.e., for the LT1124 two tests, for the LT1125 four tests are performed. Noise testing for competing multiple op amps, if done at all, may be sample tested or tested using the circuit below.


$$e_{n \text{ OUT}} = \sqrt{(e_{nA})^2 + (e_{nB})^2 + (e_{nC})^2 + (e_{nD})^2}$$

If the LT1125 were tested this way, the noise limit would be $\sqrt{4 \times (4.2 \text{nV}/\sqrt{\text{Hz}})^2} = 8.4 \text{nV}/\sqrt{\text{Hz}}$. But is this an effective screen? What if three of the four amplifiers are at a typical $2.7 \text{nV}/\sqrt{\text{Hz}}$, and the fourth one was contaminated and has $6.9 \text{nV}/\sqrt{\text{Hz}}$ noise?

RMS Sum =
$$\sqrt{(2.7)^2 + (2.7)^2 + (2.7)^2 + (6.9)^2} = 8.33 \text{nV}/\sqrt{\text{Hz}}$$

This passes an $8.4 \text{nV}/\sqrt{\text{Hz}}$ spec, yet one of the amplifiers is 64% over the LT1125 spec limit. Clearly, for proper noise measurement, the op amps have to be tested individually.

Competing Quad Op Amp Noise Test Method



9

PERFORMANCE COMPARISON

The following table summarizes the performance of the LT1124/LT1125 compared to the low cost grades of alternate approaches.

The comparison shows how the specs of the LT1124/LT1125 not only stand up to the industry standard OP-27,


but in most cases are superior. Normally dual and quad performance is degraded when compared to singles, for the LT1124/LT1125 this is not the case.

Guaranteed performance, $V_S = \pm 15V$, $T_A = 25$ °C, low cost devices.

PARAMETER/UN	ITS	LT1124CN8 LT1125CN	0P-27 GP	OP-270 GP	0P-470 GP	UNITS		
Voltage Noise, 1k	Hz	4.2 100% Tested	4.5 Sample Tested	– No Limit	5.0 Sample Tested	nV/√Hz		
Slew Rate		2.7 100% Tested	1.7 Not Tested 1.7				1.4	V/µs
Gain Bandwidth Product		8.0 100% Tested	5.0 Not Tested	No Limit	No Limit	MHz		
Offset Voltage	LT1124 LT1125	100 140	100	250	1000	μV μV		
Offset Current	LT1124 LT1125	20 30	75 -	20	30	nA nA		
Bias Current		30	80	60	60	nA		
Supply Current/A	mp	2.75	5.67	3.25	2.75	mA		
Voltage Gain, R _L	= 2k	1.5	0.7	0.35	0.4	V/µV		
Common Mode F	Rejection Ratio	106	100	90	100	dB		
Power Supply Re	jection Ratio	110	94	104	105	dB		
S8 Package		Yes - LT1124	Yes	No	-			


TYPICAL APPLICATIONS

Gain 1000 Amplifier with 0.01% Accuracy, DC to 5Hz




THE HIGH GAIN AND WIDE BANDWIDTH OF THE LT1124/LT1125, IS USEFUL IN LOW FREQUENCY HIGH CLOSED LOOP GAIN AMPLIFIER APPLICATIONS. A TYPICAL PRECISION OP AMP MAY HAVE AN OPEN LOOP GAIN OF ONE MILLION WITH 500kHZ BANDWIDTH. AS THE GAIN ERROR PLOT SHOWS, THIS DEVICE IS CAPABLE OF 0.1% AMPLIFYING ACCURACY UP TO 0.3HZ ONLY. EVEN INSTRUMENTATION RANGE SIGNALS CAN VARY AT A FASTER RATE. THE LT1124/LT1125 "GAIN PRECISION — BANDWIDTH PRODUCT" IS 75 TIMES HIGHER, AS SHOWN.


Gain Error vs Frequency Closed Loop Gain = 1000



Strain Gauge Signal Conditioner with Bridge Excitation



SCHEMATIC DIAGRAM (1/2 LT1124, 1/4 LT1125)





CHNOLOGY Dual/Quad

Decompensated Low Noise,

High Speed Precision Op Amps

FEATURES

■ 100% Tested Low Voltage Noise	2.7nV/√Hz Typ
-65°C to 150°C	4.2nV/√Hz Max
Slew Rate	11V/μs Typ
Gain-Bandwidth Product	65MHz Typ
 Offset Voltage, Prime Grade 	70μV Max
Low Grade	100μV Max
 High Voltage Gain 	5 Million Min
 Supply Current Per Amplifier 	3.1mA Max
■ Common Mode Rejection	112dB Min
 Power Supply Rejection 	116dB Min
 Available in 8-Pin SO Package 	

APPLICATIONS

- Two and Three Op Amp Instrumentation Amplifiers
- Low Noise Signal Processing
- Active Filters
- Microvolt Accuracy Threshold Detection
- Strain Gauge Amplifiers
- Direct Coupled Audio Gain Stages
- Tape Head Preamplifiers
- Microphone Preamplifiers
- Accelerometer Amplifiers
- Infrared Detectors


DESCRIPTION

The LT1126 dual and LT1127 quad are high performance, decompensated op amps that offer higher slew rate and bandwidth than the LT1124 dual and the LT1125 quad operational amplifiers. The enhanced AC performance is available without degrading DC specs of the LT1124/LT1125. Both LT1126/LT1127 are stable in a gain of 10 or more.

In the design, processing, and testing of the device, particular attention has been paid to the optimization of the entire distribution of several key parameters. Slew rate, gain-bandwidth, and 1kHz noise are 100% tested for each individual amplifier. Consequently, the specifications of eventhe lowest cost grades (the LT1126C and the LT1127C) have been enhanced.

Power consumption of the dual LT1126 is less than one half of two OP-37s. Low power and high performance in an 8-pin SO package makes the LT1126 a first choice for surface mounted systems and where board space is restricted.

Protected by U.S. patents 4,775,884 and 4,837,496.




ABSOLUTE MAXIMUM RATINGS

Supply Voltage	±22V
Input Voltage Equal	to Supply Voltage
Output Short Circuit Duration	
Differential Input Current (Note 5)	
Lead Temperature (Soldering, 10 sec.)	

Operating Temperature Range	
LT1126AM/LT1126M	
LT1127AM/LT1127M	55°C to 125°C
LT1126AC/LT1126C	
LT1127AC/LT1127C	40°C to 85°C
Storage Temperature Range	
All Grades	-65°C to 150°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $v_S = \pm 15 V$, $T_A = 25 ^{\circ} C$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS (Note 1)	LT1126A LT1127A MIN TYP		LT1126M/ LT1127M/ MIN TYP	UNITS	
V _{OS}	Input Offset Voltage	LT1126 LT1127	20 25	70 90	25 30	100 140	μV μV
ΔV _{OS} ΔTime	Long Term Input Offset Voltage Stability	T B NAISH	0.3	geta	0.3		μV/Mo
I _{OS}	Input Offset Current	LT1126 LT1127	5 6	15 20	6 7	20 30	nA nA
I _B	Input Bias Current	0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	±7	± 20	±8	±30	nA
en	Input Noise Voltage	0.1Hz to 10Hz (Notes 7 and 8)	70	200	70	- 1860, 8A	nVp-p

2

ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$, $T_A = 25^{\circ}C$, unless otherwise noted.

	PARAMETER MM XAM	117.1		T1126AM T1127AM		L			
SYMBOL		CONDITIONS (Note 1)	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Vij	Input Noise Voltage Density	f ₀ = 10Hz (Note 3)	88	3.0	5.5	800	3.0	5.5	nV/√Hz
	140 50 210	f ₀ = 1000Hz (Note 2)	13	2.7	4.2		2.7	4.2	nV/√Hz
in	Input Noise Current Density	f ₀ = 10Hz f ₀ = 1000Hz	85	1.3 0.3	Milu es	ine ine	1.3	Input O	pA/√Hz pA/√Hz
V _{CM}	Input Voltage Range		± 12.0	± 12.8		± 12.0	± 12.8	d earth	V
CMRR	Common Mode Rejection Ratio	V _{CM} = ±12V	112	126		106	124	(turnel	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4V \text{ to } \pm 18V$	116	126	niteR	110	124	Commen	dB
A _{VOL}	Large Signal Voltage Gain	$R_L \ge 10k\Omega$, $V_0 = \pm 10V$ $R_L \ge 2k\Omega$, $V_0 = \pm 10V$	5.0	17.0 4.0	olis	3.0 1.5	15.0 3.0	Power	V/μV V/μV
Vout	Maximum Output Voltage Swing	$R_L \ge 2k\Omega$	± 13.0	±13.8		± 12.5	± 13.8		V
SR	Slew Rate	$R_L \ge 2k\Omega$ (Notes 2 and 6)	8.0	- 11	Swinn	8.0	11	mixale	V/µs
GBW	Gain-Bandwidth Product	f ₀ = 10kHz (Note 2)	45	65		45	65	fi wsl2	MHz
Z ₀	Open Loop Output Resistance	$V_0 = 0, I_0 = 0$		75	19	igmA te	75	Supply	Ω
Is	Supply Current Per Amplifier			2.6	3.1		2.6	3.1	mA
	Channel Separation	$f \le 10$ Hz (Note 8) $V_0 = \pm 10$ V, $R_L = 2$ k Ω	134	150	ere	130	150	DIAT	dB

ELECTRICAL CHARACTERISTICS $V_8 = \pm 15V, -55^{\circ}C \le T_A \le 125^{\circ}C$, unless otherwise noted.

Vaj Vg	140 50 200 160 55 240			1770-7	T1126		Rage	V08		
SYMBOL	PARAMETER	CONDITIONS (Note 1)		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Vos	Input Offset Voltage	LT1126 LT1127		1127	50 55	170 190	711971	60 70	250 290	μV μV
ΔV _{OS} ΔTemp	Average Input Offset Voltage Drift	(Note 4)	•		0.3	1.0	sprint	0.4	1.5	μV/°C
los	Input Offset Current	LT1126 LT1127		1 V42 = 1	18 18	45 55		20 20	60 70	nA nA
IB	Input Bias Current	10V = 3.5 12.0		LURIT S	±18	± 55	a D. again	±20	±70	nA
V _{CM}	Input Voltage Range	2.6 2.1 10 10		±11.3	±12		±11.3	±12		V
CMRR	Common Mode Rejection Ratio	V _{CM} = ±11.3V		106	122	Stude o	100	120	Auxara	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4V$ to $\pm 18V$		110	122		104	120	THU A	dB
Avol	Large Signal Voltage Gain	$R_L \ge 10k\Omega$, $V_0 = \pm 10V$ $R_L \ge 2k\Omega$, $V_0 = \pm 10V$		3.0 1.0	10.0 3.0	10110	2.0 0.7	10.0	Ecideo	V/μV V/μV
V _{OUT}	Maximum Output Voltage Swing	$R_L \ge 2k\Omega$		± 12.5	± 13.6		± 12.0	±13.6	100-100	V
SR	Slew Rate	$R_L \ge 2k\Omega$ (Notes 2 and 6)		7.2	10	MARI	7.0	10	0 103	V/µs
Is	Supply Current Per Amplifier				2.8	3.5		2.8	3.5	mA

The \bullet denotes the specifications which apply over the full operating temperature range.

Note 1: Typical parameters are defined as the 60% yield of parameter distributions of individual amplifiers; i.e., out of 100 LT1127s (or 100 LT1126s) typically 240 op amps (or 120) will be better than the indicated specification.

Note 2: This parameter is 100% tested for each individual amplifier.

Note 3: This parameter is sample tested only.

Note 4: This parameter is not 100% tested.

Note 5: The inputs are protected by back-to-back diodes. Current limiting resistors are not used in order to achieve low noise. If differential input voltage exceeds ±1.4V, the input current should be limited to 25mA.

Note 6: Slew rate is measured in $A_V = -10$; input signal is $\pm 1V$, output measured at $\pm 5V$.

Note 7: 0.1Hz to 10Hz noise can be inferred from the 10Hz noise voltage density test. See the test circuit and frequency response curve for 0.1Hz to 10Hz tester in the Applications Information section of the LT1007 or LT1028 datasheets.

Note 8: This parameter is guaranteed but not tested.

Note 9: The LT1126 and LT1127 are not tested and are not quality assurance sampled at -40°C and at 85°C . These specifications are guaranteed by design, correlation and/or inference from -55°C , 0°C , 25°C , 70°C and/or 125°C tests.



ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$, $0^{\circ}C \le T_A \le 70^{\circ}C$, unless otherwise noted.

SYMBOL	PARAMETER AND XAM	CONDITIONS (Note 1)	els) 2	MIN	LT1126 LT1127 TYP		MIN	LT112 LT112 TYP		UNITS
Vos	Input Offset Voltage	LT1126 LT1127		g salot - Gonor-	35 40	120 140	ne O. agati	45 50	170 210	μV μV
ΔV0S/ΔΤ	Average Input Offset Voltage Drift	(Note 4)		esint.	0.3	1.0	noff toe	0.4	1.5	μV/°C
I _{OS}	Input Offset Current	LT1126 LT1127	•	H0001 -	6 7	25 35		7 8	35 45	nA nA
IB	Input Bias Current	10,30 pt 10,	•	16.4	±8	± 35	egran.	±9	± 45	nA
V _{CM}	Input Voltage Range		•	±11.5	±12.4	UMBERGE	± 11.5	±12.4	11100	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 11.5V$		109	125	13/17/5/3	102	122	10 (00.)	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4V$ to $\pm 18V$	•	112	125		107	122	William I	dB
A _{VOL}	Large Signal Voltage Gain	$R_L \ge 10k\Omega$, $V_0 = \pm 10V$ $R_L \ge 2k\Omega$, $V_0 = \pm 10V$	•	4.0 1.5	15.0 3.5	e Swing	2.5 1.0	14.0 2.5	Maxin	V/μV V/μV
Vout	Maximum Output Voltage Swing	$R_L \ge 2k\Omega$	•	±12.5	±13.7		± 12.0	± 13.7	Hale I	V
SR	Slew Rate	$R_L \ge 2k\Omega$ (Notes 2 and 6)	•	7.5	10.5		7.3	10.5	Fried	V/µs
Is	Supply Current Per Amplifier	81	•	= 01 0 =	2.7	3.3	e stri futi	2.7	3.3	mA

ELECTRICAL CHARACTERISTICS $V_S = \pm 15V, -40^{\circ}C \le T_A \le 85^{\circ}C, \text{ unless otherwise noted.}$ (Note 9)

SYMBOL	PARAMETER SECURITY SECURITY	CONDITIONS (Note 1)		LT1126AC LT1127AC MIN TYP MAX	LT1126C LT1127C MIN TYP MAX	UNITS
Vos	Input Offset Voltage	LT1126 LT1127	•	40 140 45 160	50 200 55 240	μV μV
ΔV0S/ΔΤ	Average Input Offset Voltage Drift	T KIN (7		0.3 1.0	0.4 1.5	μV/°C
los	Input Offset Current	LT1126 LT1127	•	15 40 15 50	17 55 17 65	nA nA
IB	Input Bias Current			±15 ±50	± 17 ± 65	nA
V _{CM}	Input Voltage Range			± 11.4 ± 12.2	± 11.4 ± 12.2	oms V
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 11.4V$		107 124	101 121	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4V \text{ to } \pm 18V$		111 124	106 121	dB
A _{VOL}	Large Signal Voltage Gain	$R_L \ge 10k\Omega$, $V_0 = \pm 10V$ $R_L \ge 2k\Omega$, $V_0 = \pm 10V$	•	3.5 12.0 1.2 3.2	2.2 12.0 0.8 2.3	V/μV V/μV
V _{OUT}	Maximum Output Voltage Swing	$R_L \ge 2k\Omega$	•	± 12.5 ± 13.6	± 12.0 ± 13.6	V
SR	Slew Rate	$R_L \ge 2k\Omega$ (Note 6)		7.3 10.2	7.1 10.2	V/µs
Is	Supply Current Per Amplifier	N 0.0 W W		2.8 3.4	2.8 3.4	mA

TYPICAL PERFORMANCE CHARACTERISTICS

The typical behavior of many LT1126/LT1127 parameters is identical to the LT1124/LT1125. Please refer to the LT1124/LT1125 data sheet for the following performance characteristics:


0.1Hz to 10Hz Voltage Noise
0.01Hz to 1Hz Voltage Noise
Current Noise vs Frequency
Input Bias or Offset Current vs Temperature
Output Short Circuit Current vs Time


Input Bias Current Over the Common Mode Range
Voltage Gain vs Temperature
Input Offset Voltage Drift Distribution
Offset Voltage Drift with Temperature of Representative
Units
Output Voltage Swing vs Load Current


Common Mode Limit vs Temperature Channel Separation vs Frequency Warm-Up Drift Power Supply Rejection Ratio vs Frequency


9


TYPICAL PERFORMANCE CHARACTERISTICS























*See LT1115 data sheet for definition of CCIF testing



APPLICATIONS INFORMATION


Matching Specifications

In many applications the performance of a system depends on the matching between two op amps, rather than the individual characteristics of the two devices. The three op amp instrumentation amplifier configuration shown in this data sheet is an example. Matching characteristics are not 100% tested on the LT1126/LT1127.

Some specifications are guaranteed by definition. For example, $70\mu V$ maximum offset voltage implies that mismatch cannot be more than $140\mu V.~112dB~(=2.5\mu V/V)$ CMRR means that worst case CMRR match is $106dB~(5\mu V/V)$. However, the following table can be used to estimate the expected matching performance between the two sides of the LT1126, and between amplifiers A and D, and between amplifiers B and C of the LT1127.

High Speed Operation

When the feedback around the op amp is resistive (R_F), a pole will be created with R_F , the source resistance and capacitance (R_S , R_S), and the amplifier input capacitance (R_S , R_S). In low closed loop gain configurations and with R_S and R_F in the kilohm range, this pole can create excess phase shift and even oscillation. A small capacitor (R_F) in parallel with R_F eliminates this problem. With R_S (R_S) = R_F 0, the effect of the feedback pole is completely removed.




Expected Match


PARAMETER		LT1126AM/AC LT1127AM/AC		LT1126M/C LT1127M/C		68 S
		50% YIELD	98% YIELD	50% YIELD	98% YIELD	UNITS
V _{OS} Match, ∆V _{OS}	LT1126 LT1127	20 30	110 150	30 50	130 180	μV μV
Temperature Coefficient Match		0.35	1.0	0.5	1.5	μV/°C
Average Non-Inverting I _B		6	18	7	25	nA
Match of Non-Inverting I _B		7	22	8	30	nA
CMRR Match		126	115	123	112	dB
PSRR Match		127	118	127	114	dB

TYPICAL APPLICATIONS


Gain 1000 Amplifier with 0.01% Accuracy, DC to 5Hz




THE HIGH GAIN AND WIDE BANDWIDTH OF THE LT1126/LT1127 IS USEFUL IN LOW FREQUENCY HIGH CLOSED LOOP GAIN AMPLIFIER APPLICATIONS. A TYPICAL PRECISION OF AMP MAY HAVE AN OPEN LOOP GAIN OF ONE MILLION WITH 500kHz BANDWIDTH. AS THE GAIN ERROR PLOT SHOWS, THIS DEVICE IS CAPABLE OF 0.1% AMPLIFYING ACCURACY UP TO 0.3Hz ONLY. EVEN INSTRUMENTATION RANGE SIGNALS CAN VARY AT A FASTER RATE. THE LT1126/LT1127 "GAIN PRECISION — BANDWIDTH PRODUCT" IS 330 TIMES HIGHER, AS SHOWN.



Low Noise, Wideband, Gain = 100 Amplifier with High Input Impedance



SCHEMATIC DIAGRAM (1/2 LT1126, 1/4 LT1127)





$17\mu A$ Max, Dual and Quad, Single Supply, Precision Op Amps

FEATURES

- 17μA Max Supply Current per Amplifier
- 70µV Max Offset Voltage
- 250pA Max Offset Current
- 5nA Max Input Bias Current
- 0.9µVp-p 0.1Hz to 10Hz Voltage Noise
- 1.5pAp-p 0.1Hz to 10Hz Current Noise
- 0.5µV/°C Offset Voltage Drift
- 85kHz Gain-Bandwidth-Product
- 0.04V/µs Slew Rate
- Single Supply Operation
 Input Voltage Range Includes Ground
 Output Swings to Ground while Sinking Current
 No Pull Down Resistors are Needed
- Output Sources and Sinks 5mA Load Current

APPLICATIONS

- Battery or Solar Powered Systems Portable Instrumentation Remote Sensor Amplifier Satellite Circuitry
- Micropower Sample and Hold
- Thermocouple Amplifier
- Micropower Filters

DESCRIPTION


The LT1178 is a micropower dual op amp in the standard 8-pin configuration; the LT1179 is a micropower quad op amp offered in the standard 14-pin packages. Both devices are optimized for single supply operation at 5V. Specifications are also provided at \pm 15V supplies.

The extremely low supply current is combined with true precision specifications: offset voltage is $30\mu\text{V}$, offset current is 50pA. Both offset parameters have low drift with temperature. The 1.5pAp-p current noise and picoampere offset current permit the use of megaohm level source resistors without introducing serious errors. Voltage noise, at $0.9\mu\text{Vp-p}$, is remarkably low considering the low supply current.


Both the LT1178 and LT1179 can be operated from a single supply (as low as one lithium cell or two Ni-cad batteries). The input range goes below ground. The all-NPN output stage swings to within a few millivolts of ground while sinking current—no power consuming pull down resistors are needed.

For applications where three times higher supply current is acceptable, the micropower LT1077 single, LT1078 dual and LT1079 quad are recommended. The LT1077/78/79 have significantly higher bandwidth, slew rate; lower voltage noise and better output drive capability.

Self-Buffered, Dual Output, Micropower Reference



Supply Current vs Temperature




ABSOLUTE MAXIMUM RATINGS

Supply Voltage ± 22V	Opera
Differential Input Voltage ± 30V	LT1
Input Voltage Equal to Positive Supply Voltage	LT1
5V Below Negative Supply Voltage	Storag
Output Short Circuit Duration Indefinite	Lead '

Operating Temperature Range
LT1178I/LT1179I – 40°C to 85°C
LT1178C/LT1178S/LT1179C/LT1179S0°C to 70°C
Storage Temperature Range 65°C to 150°C
Lead Temperature (Soldering, 10 sec.)300°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $V_S = 5V$, 0V, $V_{CM} = 0.1V$, $V_O = 1.4V$, $T_A = 25$ °C, unless noted.

Vm-	13 8 11	0 0	LT11	78AC/11	79AC	LT1178	BI/C/S/11	79I/C/S	
SYMBOL	PARAMETER	CONDITIONS (NOTE 1)	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Vos	Input Offset Voltage	LT1178 LT1179	Jefas, Agi	30 35	70 100		40 40	120 150	μ\
	25 51 26	LT1178S LT1179S				Liber Verific	80 90	450 600	μ\ μ\
ΔV _{OS} ΔTime	Long Term Input Offset Voltage Stability	Fig = DV, PV, V CM = 0.1V, VO = 1.	0.010	0.5			0.6	Charle.	μV/Mo
los	Input Offset Current	Pit Hall	1,37 (2)	0.05	0.25		0.05	0.35	n/
IB	Input Bias Current	00		3	5	-99896	3	6	n/
en	Input Noise Voltage	0.1Hz to 10Hz (Note 2)		0.9	2.0		0.9		μVp-p
Art :	Input Noise Voltage Density	f _o = 10Hz (Note 2) f _o = 1000Hz (Note 2)		50 49	75 65	Ingrat	50 49	dugni .	nV/√Hz nV/√Hz
in	Input Noise Current	0.1Hz to 10Hz (Note 2)		1.5	2.5	109	1.5	regul	pAp-p
8b	Input Noise Current Density	f _o = 10Hz (Note 2) f _o = 1000Hz	VALUE OF	0.03 0.01	0.07	31/38/69/1	0.03 0.01	niteF	pA/√Hz pA/√Hz
65	Input Resistance Differential Mode	(Note 3)	0.8	2.0		0.6	2.0	elta5	G
Vinity	Common-Mode	200 201 to (6 stort) hand	on Weather	12		nD Apstlo	12	egis	G
	Input Voltage Range		3.5	3.9		3.5	3.9		V
CMRR	Common-Mode Rejection Ratio	V _{CM} = 0V to 3.5V	93	103		90	102	Strains .	dB
PSRR	Power Supply Rejection Ratio	V _S = 2.2V to 12V	94	104	100	92	104	lgenå.	dE



ELECTRICAL CHARACTERISTICS $V_S = 5V$, 0V, $V_{CM} = 0.1V$, $V_O = 1.4V$, $T_A = 25$ °C, unless noted.

SYMBOL	PARAMETER	CONDITIONS (NOTE 1)	LT1 MIN	178AC/117 TYP	79AC MAX	LT117	78I/C/S/117 TYP	79I/C/S MAX	UNITS
A _{VOL}	Large Signal Voltage Gain	$V_0 = 0.03V$ to 4V, No Load (Note 3) $V_0 = 0.03V$ to 3.5V, $R_L = 50k$	140 80	700 200	Positive	110 70	700 200	ep	V/mV V/mV
0ar of 0° 008	Maximum Output Voltage Swing	Output Low, No Load Output Low, 2k to GND Output Low, I _{slin} K = 100 _µ A Output High, No Load Output High, 2k to GND	4.2 3.5	6.5 0.2 120 4.4 3.8	9 0.6 160	4.2 3.5	6.5 0.2 120 4.4 3.8	9 0.6 160	mV mV mV V
SR	Slew Rate	A _V = +1, C _L = 10pF (Note 3)	0.013	0.025	- 45 GE	0.013	0.025	Jan Alba	V/μS
GBW	Gain Bandwidth Product	f _o ≤5kHz		60	J Ti	149 830	60		kHz
Is	Supply Current per Amplifier	$V_S = \pm 1.5V, V_O = 0V$		13 12	18 17	FBBMU	14 13	21 20	μA μA
LOARTH	Channel Separation	$\Delta V_{IN} = 3V$, $R_L = 10k$		130	- 1	DASTIF	130	IZA	dB
LOREN	Minimum Supply Voltage	(Note 4)	HID!	2.0	2.2	HORES	2.0	2.2	V

ELECTRICAL CHARACTERISTICS $V_S = 5V$, 0V, $V_{CM} = 0.1V$, $V_0 = 1.4V$, $-40^{\circ}C \le T_A \le 85^{\circ}C$ for I grades, $0^{\circ}C \le T_A \le 70^{\circ}C$ for S grades, unless noted. (Note 6)

SYMBOL	PARAMETER	CONDITIONS		01	MIN	1178I/11 TYP	179I MAX	LT1 MIN	178S/11 TYP	179S MAX	UNITS
Vos	Input Offset Voltage	LT1178 LT1179	HEER	•		80 80	315 345	38	120 130	650 800	μV μV
$\Delta V_{OS}/\Delta T$	Input Offset Voltage Drift	(Note 5)	and i	•		0.6	3.0		0.8	4.5	μV/°C
los	Input Offset Current		COUNTY	•	J.	0.07	0.7	land.	0.06	0.50	nA
I _B	Input Bias Current	Of the same		•		4	8	8 KL [3	7	nA
CMRR	Common-Mode Rejection Ratio	V _{CM} = 0.05V to 3.2V I grade V _{CM} = 0V to 3.4V S grade		•	84	98		86	100		dB
PSRR	Power Supply Rejection Ratio	V _S = 3.0V to 12V I grade V _S = 2.5V to 12V S grade		•	86	100		- 88	102		dB
A _{VOL}	Large Signal Voltage Gain	$V_0 = 0.05V$ to 4V, No Load (No $V_0 = 0.05V$ to 3.5V, $R_L = 50k$	ote 3)	•	55 35	350 130	DAR	80 45	500 160	Dia	V/mV V/mV
SAME	Maximum Output Voltage Swing	Output Low, No Load Output Low, I _{SINK} = 100μA		•	20	9 160	13 220	9	140	11 190	mV mV
Va .	081 09 00	Output High, No Load Output High, 2k to GND		•	3.9	4.2 3.7		4.1 3.3	4.3	BOPH.	V
Is	Supply Current per Amplifier		. 5 1 1	•	2391	15	27		15	24	μΑ

ELECTRICAL CHARACTERISTICS $V_S = 5V$, 0V, $V_{CM} = 0.1V$, $V_O = 1.4V$, $0^{\circ}C \le T_A \le 70^{\circ}C$, unless noted.

SYMBOL	PARAMETER	CONDITIONS		LT11 MIN	78AC/1	179AC MAX	LT1 MIN	178C/1 TYP	179C MAX	UNITS
V _{OS}	Input Offset Voltage	LT1178 LT1179	•		50 60	170 200	Instru	65 70	250 290	μV μV
ΔV _{OS} /ΔT	Input Offset Voltage Drift	(Note 5)	•		0.5	2.2	andid	0.6	3.0	μV/°C
los	Input Offset Current	(C) (A)		12/10001	0.06	0.35		0.06	0.50	nA
l _B	Input Bias Current		•	ent il s	3	6	Igenio	3	7	nA
CMRR	Common-Mode Rejection Ratio	V _{CM} = 0V to 3.4V	•	90	101	yalena	86	100	tugnt	dB
PSRR	Power Supply Rejection Ratio	V _S = 2.5V to 12V	•	90	102		88	102	lugol II	dB
A _{VOL}	Large Signal Voltage Gain	V _O = 0.05V to 4V, No Load (Note 3) V _O = 0.05V to 3.5V, R _L = 50K	•	105 55	500 160		80 45	500 160	nD L	V/mV V/mV
	Maximum Output Voltage Swing	Output Low, No Load Output Low, I _{SINK} = 100 Output High, No Load Output High, 2k to GND	• • • •	4.1 3.3	8 140 4.3 3.8	11 190	4.1 3.3	8 140 4.3 3.8	11 190	mV mV V
Is	Supply Current per Amplifier		•		14	21		15	24	μΑ

ELECTRICAL CHARACTERISTICS $V_S = \pm 15 \text{V}, T_A = 25 ^{\circ}\text{C}, \text{ unless noted.}$

	PARAMETER	AND MICH SHOW	LT1	178AC/117		LT11			
SYMBOL		CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Vos	Input Offset Voltage	LT1178S LT1179S	thuck soc	80	350	ROUNG	100 150 160	480 900 1050	μ\ μ\ μ\
los	Input Offset Current		I VO.VE-	0.05	0.25	0=35-4	0.05	0.35	n.A
I _B	Input Bias Current	2011 1 301 2011 1 1 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2		3	5		3	6	n.A
	Input Voltage Range	GYIZH SIGN	13.5 - 15.0	13.9 - 15.3	CMIPS:	13.5 - 15.0	13.9 - 15.3		V
CMRR	Common-Mode Rejection Ratio	V _{CM} + 13.5V, - 15V	97	106	8	94	106		dE
PSRR	Power Supply Rejection Ratio	$V_S = 5V$, 0V to ± 18V	96	112		94	112		dE
A _{VOL}	Large Signal Voltage Gain	$V_0 = \pm 10V, R_L = 50k$ $V_0 = \pm 10V, No Load$	300 600	1200 2500		250 400	1000 2500		V/mV V/mV
V _{OUT}	Maximum Output Voltage Swing	R _L = 50k R _L = 2k	± 13.0 ± 11.0	± 14.2 ± 12.7		± 13.0 ± 11.0	± 14.2 ± 12.7		V
SR	Slew Rate	A _V = +1	0.02	0.04		0.02	0.04		VIμS
GBW	Gain Bandwidth Product	f ₀ ≤5kHz	105 084	85	180	100	85	00 50	kHz
Is	Supply Current per Amplifier	AND 101-110A	11/200	16	21	0	17	25	μΑ

ELECTRICAL CHARACTERISTICS $V_S = \pm 15V, -40^{\circ}C \le T_A \le 85^{\circ}C$ for I grades, $0^{\circ}C \le T_A \le 70^{\circ}C$ for S grades, unless noted

FEDERAL STREET	pastane united trains	Market State of State	idalin/	The same of	T1178I/11	791	LT	11785/11	795	(2)
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Vos	Input Offset Voltage	LT1178 LT1179			130 130	740 740	100	190 200	1150 1300	μV μV
$\Delta V_{OS}/\Delta T$	Input Offset Voltage Drift	(Note 5)			0.7	4.0	L HALL	0.9	5.5	μV/°C
los	Input Offset Current				0.07	0.7		0.06	0.35	nA
IB	Input Bias Current				4	8		3	7	nA
Avol	Large Signal Voltage Gain	$V_0 = \pm 10V, R_L = 50k$		100	500		150	750		V/mV
CMRR	Common-Mode Rejection Ratio	$V_{CM} = +13V, -14.9V$		88	103		91	104		dB
PSRR	Power Supply Rejection Ratio	$V_S = 5V$, 0V to ± 18V		88	109		91	110		dB
pi's w	Maximum Output Voltage Swing	$R_L = 5k$		±11.0	± 13.5		±11.0	± 13.5		V
Is	Supply Current per Amplifier	L. Williamson			19	30		18	28	μΑ

ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$, $0^{\circ}C \le T_A \le 70^{\circ}C$, unless noted.

				100000000000000000000000000000000000000	178AC/117		0.000000	T1178C/11		
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Vos	Input Offset Voltage				100	480		130	660	μV
$\Delta V_{OS}/\Delta T$	Input Offset Voltage Drift	(Note 5)		of skittle	0.6	2.8		0.7	4.0	μV/°C
los	Input Offset Current	TRANSFER OF THE STATE OF			0.06	0.35	- TE 100	0.06	0.35	nA
IB	Input Bias Current			26	3	6	17	3	7	nA
A _{VOL}	Large Signal Voltage Gain	$V_0 = \pm 10V, R_L = 50k$	•	200	800		150	750	10 4 4 8	V/mV
CMRR	Common-Mode Rejection Ratio	$V_{CM} = 13V, -15V$		94	104		91	104	He of the	dB
PSRR	Power Supply Rejection Ratio	$V_S = 5V$, 0V to ± 18V		93	110		91	110	111	dB
	Maximum Output Voltage Swing	R _L = 5k		±11.0	± 13.6		± 11.0	± 13.6		V
Is	Supply Current per Amplifier		•		17	24		18	28	μΑ

The lacktriangle denotes the specifications which apply over the full operating temperature range.

Note 1: Typical parameters are defined as the 60% yield of parameter distributions of individual amplifiers; i.e., out of 100 LT1179s (or 100 LT1178s) typically 240 op amps (or 120) will be better than the indicated specification.

Note 2: This parameter is tested on a sample basis only. All noise parameters are tested with $V_S=\pm 2.5,\,V_0=0V.$


Note 3: This parameter is guaranteed by design and is not tested.

Note 4: Power supply rejection ratio is measured at the minimum supply voltage. The op amps actually work at 1.7V supply but with a typical offset skew of $-300\mu V$.


Note 5: This parameter is not 100% tested.

Note 6: During testing at -40° C, the 5V power supply turn on time is less than 0.5 seconds.


Input Offset Voltage Distribution N, J, H Package




Input Offset Voltage Distribution **Surface Mount Package**




Minimum Supply Voltage




Input Bias and Offset Currents vs **Temperature**




Output Saturation vs Temperature vs Sink Current




Short Circuit Current




0.1Hz to 10Hz Noise





0.01Hz to 10Hz Noise




Noise Spectrum
















Large Signal Transient Response $V_S = \pm 15V$




Large Signal Transient Response $V_S = 5V, 0V$




INPUT PULSE = 0V TO 3.8V Ay = +1, CL = 12pF

Small Signal Transient Response $V_S = \pm 2.5 V$




Small Signal Transient Response $V_S = \pm 15V$




 $A_V = +1, C_L = 12pF$


Small Signal Transient Response $V_S = 5V, 0V$



Av = +1, CL = 12pF, INPUT 50 TO 150mV

Common Mode Rejection Ratio vs Frequency 120 COMMON MODE REJECTION RATIO (dB) Vs=±15V 80 Vs=5V,0V 60 40 TA=25°C 20 0 100 10k 100k FREQUENCY (Hz)






APPLICATIONS INFORMATION


Please see the LT1078/LT1079 data sheet for applications information. All comments relating to specifications,

single supply operation and phase reversal protection are directly applicable to the LT1178/LT1179.



SIMPLIFIED SCHEMATIC

1/2 LT1178 1/4 LT1179





Dual/Quad Low Noise, Precision Operational Amplifiers

FEATURES

-	LOW NOISE	
-	Input Offset Voltag	e

Low Offset Voltage Drift

Very High Gain

Outstanding CMRR

Slew Rate

Gain Bandwidth Product

Industry Standard Pinouts

5nV/√Hz @ 1kHz Max OP-270: 75uV Max OP-470: 400µV Max OP-270: 1μV/°C Max OP-470: 2µV/°C Max OP-270: 1500V/mV Min OP-470: 1000V/mV Min OP-270: 106dB Min

OP-470: 110dB Min 3.0V/us Typ

6MHz Typ

DESCRIPTION

The OP-270 dual and OP-470 quad are high performance op amps with 80nVp-p noise, from 0.1Hz to 10Hz, offering comparable performance to the industry standard OP-27.


The OP-270 (OP-470) feature input offset voltage below $75\mu V$ (400 μV) and offset drift under $1\mu V/^{\circ}C$ ($2\mu V/^{\circ}C$), guaranteed over the full military temperature range. Openloop gain of the OP-270 (OP-470) is over 1.5 million (1.0 million) into a $10k\Omega$ load ensuring excellent gain accuracy and linearity, even in high-gain applications. Input bias current is under ±20nA (±25nA) which reduces errors due to signal source resistance. The OP-270's (OP-470's) CMRR of over 106dB (110dB) and PSRR of less than 3.2µV/V (1.8µV/V) significantly reduce errors due to ground noise and power supply fluctuations. Power consumption of the dual OP-270 (quad OP-470) is one-third less than two (four) OP-27's, a significant advantage for power conscious applications. The OP-270 and OP-470 are unitygain stable with a gain bandwidth product of 6MHz and a slew rate of 3.0V/µs.

For applications requiring higher performance, see the LT1124 and LT1125 data sheets.


APPLICATIONS

- Two and Three Op Amp Instrumentation Amplifiers
- Low Noise Signal Processing
- Microvolt Accuracy Threshold Detection
- Strain Gauge Amplifiers
- Accelerometer Amplifiers
- Infrared Detectors

Strain Gauge Signal Conditioner with Bridge Excitation



0.1Hz to 10Hz Voltage Noise



VOLTAGE NOISE (40nV/DIV)


2

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	±18V
Differential Input Voltage (Note 4)	
Differential Input Current (Note 4)	
Input Voltages Equal	
Output Short Circuit Duration	

Operating Temperature Range	
OP270A/OP470A	55°C to 125°C
OP270E/OP470E	
OP270G/OP470G	40°C to 85°C
Storage Temperature Range	
All Grades	65°C to 150°C
Lead Temperature (Soldering, 10 sec.)	300°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $v_S = \pm 15V$, $T_A = 25^{\circ}C$, unless otherwise noted.

All I	±15 ±50	08± 21± 9	OP-270A/E	OP-470A/E	OP-270G OP-470G	gl
SYMBOL	PARAMETER	CONDITIONS	MIN TYP MAX	MIN TYP MAX	MIN TYP MAX	UNITS
V _{OS}	Input Offset Voltage	OP-270 OP-470	10 75	100 400	50 250 400 1000	μV μV
I _{OS}	Input Offset Current	OP-270 V _{CM} = 0V OP-470 V _{CM} = 0V	5 15	6 20	6 20 12 30	nA nA
IB	Input Bias Current	V _{CM} = 0V	±7 ±20	±7 ±25	± 15 ± 60	nA
e _n p-p	Input Noise Voltage	0.1Hz to 10Hz (Note 1)	80 200	80 200	80 200	nVp-p
en	Input Noise Voltage Density	f ₀ = 10Hz (Note 2) f ₀ = 100Hz (Note 2) f ₀ = 1000Hz (Note 2)	3.6 6.5 3.2 5.5 3.2 5.0	3.6 6.5 3.2 5.5 3.2 5.0	3.6 6.5 3.2 5.5 3.2 5.0	nV/√Hz nV/√Hz nV/√Hz

ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$, $T_A = 25^{\circ}C$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS CONTRACTOR	OP-270A/E MIN TYP MAX	OP-470A/E MIN TYP MAX	OP-270G OP-470G MIN TYP MAX	UNITS
to 150°C	Input Noise Current Density	f ₀ = 10Hz f ₀ = 100Hz f ₀ = 1000Hz	1.5 0.5 0.4	0.5 0.4	1.5 0.5 0.5 0.4	pA/√Hz pA/√Hz pA/√Hz
A _{VOL}	Large Signal Voltage Gain	$V_{OUT} = \pm 10V$, $R_L = 10k\Omega$ $V_{OUT} = \pm 10V$, $R_L = 2k\Omega$	1500 5000 750 2000	1000 5000 500 2000	800 2000 400 1000	V/mV V/mV
V _{CM}	Input Voltage Range	(Note 3)	± 12 ± 12.5	± 12 ± 12.5	± 12 ± 12.5	V
V _{OUT}	Output Voltage Swing	$R_L \ge 2k\Omega$	± 12 ± 13.5	± 12 ± 13.5	± 12 ± 13.5	V
CMRR	Common Mode Rejection Ratio	V _{CM} = ±12V	106 125	110 125	100 120	dB
PSRR	Power Supply Rejection Ratio	V _S = ±4.5V to ±18V	0.56 3.2	0.56 1.8	1.0 5.6	μV/V
SR	Slew Rate	200 EH	1.7 3.0	1.7 3.0	1.7 3.0	V/µs
I _S	Supply Current	OP-270 No Load OP-470 No Load	4.5 6.5	9.0 11.0	4.0 6.5 9.0 11.0	mA mA
GBW	Gain Bandwidth Product	A _V = +10	наманал. 6	6	300000 6	MHz
CS	Channel Separation	V _{OUT} = 20Vp-p, f ₀ = 10Hz (Note 1)	125 175	125 175	125 175	dB
CIN	Input Capacitance	70	3	3	3	pF

ELECTRICAL CHARACTERISTICS $V_S = \pm 15V, -55^{\circ}C \le T_A \le 125^{\circ}C$, unless otherwise noted.

					N. 10. 10. 10. 10. 10. 10. 10. 10. 10. 10	
SYMBOL	PARAMETER	CONDITIONS		OP-270A MIN TYP MAX	OP-470A MIN TYP MAX	UNITS
Vos	Input Offset Voltage		•	30 175	140 600	μV
$\frac{\Delta V_{OS}}{\Delta Temp}$	Average Input Offset Voltage Drift		•	0.2 1.0	0.4 2.0	μV/°C
los	Input Offset Current	V _{CM} = 0V	•	10 45	10 55	nA
IB	Input Bias Current	V _{CM} = 0V	•	±15 ±60	± 15 ± 50	nA
Avol	Large Signal Voltage Gain	$\begin{aligned} R_L &\geq 10 k \Omega, V_{OUT} = \pm 10 V \\ R_L &\geq 2 k \Omega, V_{OUT} = \pm 10 V \end{aligned}$	•	750 3000 400 1500	750 3000 400 1500	V/mV V/mV
V _{CM}	Input Voltage Range	(Note 3)	•	±11 ±12	±11 ±12	V
V _{OUT}	Output Voltage Swing	$R_L \ge 2k\Omega$		±12 ±13	±12 ±13	80 V
CMRR	Common Mode Rejection Ratio	V _{CM} = ±11V	•	100 120	100 120	dB
PSRR	Power Supply Rejection Ratio	V _S = ±4.5V to ±18V	•	1.0 5.6	1.0 5.6	μV/V
Is	Supply Current All Amplifiers	No Load		5.0 7.5	10 13	mA

The \bullet denotes the specifications which apply over the full operating temperature range.

Note 1: This parameter is guaranteed but not 100% tested.

Note 2: This parameter is sample tested only.

Note 3: This parameter is guaranteed by the CMRR test.


Note 4: The inputs are protected by back-to-back diodes. Current limiting resistors are not used in order to achieve low noise. If differential input voltage exceeds $\pm 1.4V$, the input current should be limited to 25mA.





ELECTRICAL CHARACTERISTICS $V_S = \pm 15V, -40^{\circ}C \le T_A \le 85^{\circ}C$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		OP-270E MIN TYP MAX	MIN	OP-470 TYP	DE MAX	MIN	OP-27 OP-47 TYP		UNITS
V _{OS}	Input Offset Voltage	OP-270 OP-470	•	25 150		120	500		100 500	400 1500	μV μV
ΔV _{OS} ΔTemp	Average Input Offset Voltage Drift	OP-270 OP-470	•	0.2 1.0		0.4	2.0		0.7 2.0	3.0	μV/°C μV/°C
I _{OS}	Input Offset Current	V _{CM} = 0V	•	15 30	56	17	20		17	50	nA
IB	Input Bias Current	V _{CM} = 0V		±15 ±60		±17	± 50		± 18	± 75	nA
A _{VOL}	Large Signal Voltage Gain	$V_{OUT} = \pm 10V, R_L \ge 10k\Omega$ $V_{OUT} = \pm 10V, R_L \ge 2k\Omega$	•	1000 2000 500 1000	800 400	2000 1000		600 300	No. in land)	V/mV V/mV
V _{CM}	Input Voltage Range	(Note 3)	•	±11 ±12	± 11	± 12		± 11	± 12		V
V _{OUT}	Output Voltage Swing	$R_L \ge 2k\Omega$	•	±12 ±13	± 12	± 13		± 12	± 13		V
CMRR	Common Mode Rejection Ratio	V _{CM} = ±11V	•	100 120	100	120		90	110		dB
PSRR	Power Supply Rejection Ratio	V _S = ±4.5V to ±18V	•	0.7 5.6		0.7	5.6		1.8	10	μV/V
Is	Supply Current All Amplifiers	OP-270 No Load OP-470 No Load	•	4.8 7.2		9.6	13		4.8 9.6	7.2 13	mA mA

TYPICAL PERFORMANCE CHARACTERISTICS









ELECTRICAL CHARACTERISTICS Vs = +15V, -40°C \(\times \) enters otherwise noted.

	9 0		
	0		
Output Veltage Swing			
Common Mode Rejection Ratio			









SECTION 2—AMPLIFIERS

HIGH SPEED AMPLIFIERS
I T1100 Illtra High Speed Or

LT1190, Ultra High Speed Operational Amplifier (Av ≥ 1)	2-126
LT1191, Ultra High Speed Operational Amplifier (Av ≥ 1)	2-137
LT1192, Ultra High Speed Operational Amplifier (Av ≥ 5)	
LT1193, Video Difference Amplifier, Adjustable Gain	
LT1194, Video Difference Amplifier, Gain of 10	2-171
LT1200, Low Power High Speed Operational Amplifier	
LT1217, Low Power High Speed Current Feedback Amplifier	2-190
LT1220, Very High Speed Operational Amplifier (Av ≥ 1)	2-198
LT1221, Very High Speed Operational Amplifier (Av ≥ 4)	2-210
LT1222, Low Noise, Very High Speed Operational Amplifier (Av ≥ 10)	2-218
LT1223, 100MHz Current Feedback Amplifier	2-226
LT1224, Very High Speed Operational Amplifier (Av ≥ 1)	2-237
LT1225, Very High Speed Operational Amplifier ($Av \ge 5$)	2-245
LT1226, Low Noise Very High Speed Operational Amplifier (Av ≥ 25)	2-253
LT1227, 140MHz Video Current Feedback Amplifier	13-65
LT1228, 100MHz Current Feedback Amplifier with DC Gain Control	2-261
LT1229/LT1230, Dual and Quad 100MHz Current Feedback Amplifiers	2-280





Ultra High Speed Operational Amplifier

FEATURES

Gain Bandwidth Product, A_V = +1 50MHz
 Slew Rate 450V/µs

Low Cost

Output Current
 Settling Time

Settling TimeDifferential Gain Error

Differential Phase Error

High Open Loop Gain

Single Supply +5V Operation

Output Shutdown

APPLICATIONS

- Video Cable Drivers
- Video Signal Processing
- Fast Integrators
- Pulse Amplifiers
- D/A Current to Voltage Conversion

DESCRIPTION

+50mA

140ns to 0.1%

0.1%, $(R_L = 1k)$ 0.06° , $(R_L = 1k)$


15V/mV Min

The LT1190 is a video operational amplifier optimized for operation on $\pm\,5\text{V}$, and a single +5V supply. Unlike many high speed amplifiers, this amplifier features high open loop gain, over 85dB, and the ability to drive heavy loads to a full power bandwidth of 20MHz at 7Vp-p. In addition to its very fast slew rate, the LT1190 features a unity gain stable bandwidth of 50MHz, and a 75° phase margin, making it extremely easy to use.


Because the LT1190 is a true operational amplifier, it is an ideal choice for wideband signal conditioning, fast integrators, active filters, and applications requiring speed, accuracy, and low cost.

The LT1190 is available in 8-pin miniDIPs and SO packages with standard pinouts. The normally unused pin 5 is used for a shutdown feature that shuts off the output and reduces power dissipation to a mere 15mW.

Video MUX Cable Driver



Inverter Pulse Response



A_V = -1, C_I = 10pF SCOPE PROBE


LT1190 •

2

ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage (V + to V -)	18V
Differential Input Voltage	±6V
Input Voltage	±V _S
Output Short Circuit Duration (Note	e 1)Continuous
Operating Junction Temperature Ra	ange
LT1190M	55°C to 150°C
LT1190C	0°C to 150°C
Max. Junction Temperature	See Pkg. Descriptions
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 s	

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $V_S = \pm 5V$, $T_A = 25^{\circ}C$, $C_L \le 10 pF$, pin 5 open circuit unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS OF CONTRACT OF CONT	LT1190M/C MIN TYP MAX	UNITS
Vos	Input Offset Voltage	Rice 18002 to Ground	3.0 10.0	mV
los	Input Offset Current	V0.8+01V0.1+=qV	0.2 1.7	μА
IB	Input Bias Current	telH τ ₀₀ V hours of Q60f = jR	±0.5 ±2.5	μА
en	Input Noise Voltage	f ₀ = 10kHz	50	nV/√Hz
in	Input Noise Current	f ₀ = 10kHz	4.0	pA/√Hz
R _{IN}	Input Resistance Differentia	al Mode	2000 9 m.130 m.8 m.2	kΩ
Am	88 Common	Mode	11.5.0 O vignu2	MΩ
CIN	Input Capacitance	A _V = +1	memuli visce 2.2 word in 2	pF
Asi	Input Voltage Range	(Note 2)	-2.5 +3.5	V
CMRR	Common Mode Rejection Rat	io $V_{CM} = -2.5V \text{ to } + 3.5V$	60 70	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.375V \text{ to } \pm 8.0V$	60 70	dB
Avol	Large Signal Voltage Gain	$R_L = 1k$, $V_0 = \pm 3.0V$	10 22	V/mV
		$R_L = 100\Omega$, $V_0 = \pm 3.0V$	2.5 6	
DIMITS		$V_S = \pm 8V, R_L = 100\Omega, V_0 = \pm 5V$	3.5 12 3 4 4 4 4	JOSETY
V _{OUT}	Output Voltage Swing	$V_S = \pm 5V, R_L = 1k$	±3.7 ±4.0	2 V
Dellar I		$V_S = \pm 8V, R_L = 1k$	±6.7 ±7.0 as / 11190	TAlgaVA
SR	Slew Rate	$A_V = -1$, $R_L = 1$ k, (Note 3, 8)	325 450	V/µs
FPBW	Full Power Bandwidth	V ₀ = 6Vp-p, (Note 4)	17.2 23.9	MHz
GBW	Gain Bandwidth Product	© VC84 = -2.5V to +3.5V	tell noticeled sh50 nommo)	MHz
t _{r1} , t _{f1}	Rise Time, Fall Time	$A_V = +50$, $V_0 = \pm 1.5V$, 20% to 80%, (Note 8)	175 250 325	ns
t _{r2} , t _{f2}	Rise Time, Fall Time	$A_V = +1$, $V_0 = \pm 125$ mV, 10% to 90%	nice epsilo 1.9 iZ opisi	ns
t _{PD}	Propagation Delay	$A_V = +1$, $V_0 = \pm 125$ mV, 50% to 50%	2.4	ns
V	Overshoot	$A_V = +1, V_0 = \pm 125 \text{mV}$	Durpur Vert 2) 6 Swing	%
ts	Settling Time	3V Step, 0.1%, (Note 5)	140 Viego	ns
Diff A _V	Differential Gain	$R_L = 150\Omega$, $A_V = +2$, (Note 6)	0.35	%
Diff Ph	Differential Phase	$R_L = 150\Omega$, $A_V = +2$, (Note 6)	Shundov 0.16 volunta	Deg. p-p



ELECTRICAL CHARACTERISTICS $V_S = \pm 5V$, $T_A = 25^{\circ}C$, $C_L \le 10 pF$, pin 5 open circuit unless otherwise noted.

-		Vet	/-Va			
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Is	Supply Current	WERV 401 TAX STREET, CALLED THE SERVICE	TA THE CONTRACT OF STATE	32	38	mA
84	Shutdown Supply Current	Pin 5 at V	(FaintA) and	1.3	2.0	mA
I _{S/D}	Shutdown Pin Current	Pin 5 at V	nnell ander	20	50	μА
ton	Turn On Time	Pin 5 from V - to Ground, R _L = 1k		100	MANO	ns
t _{off}	Turn Off Time	Pin 5 from Ground to V -, R _L = 1k		400	700	ns

ELECTRICAL CHARACTERISTICS $V_S+=+5V$, $V_S-=0V$, $V_{CM}=+2.5V$, $T_A=25^{\circ}C$, $C_L\leq 10pF$, pin 5 open circuit unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	LT1190M/ TYP	C MAX	UNITS
Vos	Input Offset Voltage			STATED WEST OFFI	3.0	11.0	mV
los	Input Offset Current		59395003	AND AND AND	0.2	1.2	μΑ
IB	Input Bias Current	D = 5 TO 10 E7 = 91 188 T = 5	S NA SECTION	N PALES IN	±0.5	±1.5	μА
	Input Voltage Range	(Note 2)		+2.0		+3.5	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = +2.0V \text{ to } +3.5V$	DEFREMOS -	55	70	SMARA9	dB
Avol	Large Signal Voltage Gain	$R_L = 100\Omega$ to Ground, $V_0 = +1.0V$ to $+3.0V$		2.5	7.0	NO toeni NO toeni	V/mV
V _{OUT}	Output Voltage Swing	$R_L = 100\Omega$ to Ground	V _{OUT} High	3.6	3.8	niti Jugal	V
sHAVn			V _{OUT} Low		0.25	0.4	
SR	Slew Rate	$A_V = -1$, $V_0 = +1V$ to $+3V$	H(0) = 01		250	iold tugal	V/µs
GBW	Gain Bandwidth Product		ebalt	Meramiri 3	47	iaR meal	MHz
Is	Supply Current		500	24.5	29	36	mA
Ag .	Shutdown Supply Current	Pin 5 at V -	frayA		1.2	2.0	mA
I _{S/D}	Shutdown Pin Current	Pin 5 at V -	(Statovia		20	50	μА

ELECTRICAL CHARACTERISTICS $V_8 = \pm 5V, -55^{\circ}C \le T_A \le 125^{\circ}C$, pin 5 open circuit unless otherwise noted.

	0	$E_{\rm L} = 12021$, $V_{\rm B} = \pm 3.0V$		LT1190M	1 1 1 1 1 1 1
SYMBOL	PARAMETER	CONDITIONS COMPANY OF THE PROPERTY OF THE PROP		MIN TYP MAX	UNITS
Vos	Input Offset Voltage	Version, News Park	•	5.0 14.0	mV
$\Delta V_{OS}/\Delta T$	Input V _{OS} Drift	V ₀ = £8V, R ₁ = It	•	16	μV/°C
los	Input Offset Current	$A_V = -1$, $A_L = 1A$, (Note 3, 8)		0.2 2.0	μА
I _B	Input Bias Current	Vo = 6/p-p (Nate 4)		±0.5 ±2.5	μА
CMRR	Common Mode Rejection Ratio	$V_{CM} = -2.5V \text{ to } +3.5V$	•	55 70	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.375 V \text{ to } \pm 5.0 V$		55 877 70 8887 6888	dB
Avol	Large Signal Voltage Gain	$R_L = 1k, V_0 = \pm 3.0V$		8 16 2017 228	V/mV
20	5.5	$R_L = 100\Omega$, $V_0 = \pm 3.0V$		1.0 2.5	04
V _{OUT}	Output Voltage Swing	R _L = 1k Vm3SI z = gV , 14 = y/k	•	±3.7 ±3.9	V
Is	Supply Current	3V Step, 0.1% (Note 5)		32 38	mA
32	Shutdown Supply Current	Pin 5 at V ⁻ , (Note 7)		1.5 2.5	mA
I _{S/D}	Shutdown Pin Current	Pin 5 at V Told 184 September 1981		20	μА

ELECTRICAL CHARACTERISTICS $v_s = \pm 5 V$, $0^{\circ}C \le T_A \le 70^{\circ}C$, pin 5 open circuit unless otherwise noted.

21	Common Model Votings			en heres en	LT11900	t Dies from	lent .
SYMBOL	PARAMETER	CONDITIONS		58 58 58	TYP	MAX	UNITS
Vos	Input Offset Voltage	3.0-		TTTT	3.0	11.0	mV
ΔV _{0S} /ΔΤ	Input V _{OS} Drift	I ve avi El	•	TV SER	16		μV/°C
los	Input Offset Current			UII	0.2	1.7	μА
I _B	Input Bias Current		•		±0.5	±2.5	μА
CMRR	Common Mode Rejection Ratio	V _{CM} = -2.5V to +3.5V	•	58	70		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.375V \text{ to } \pm 5.0V$		58	70		dB
Avol	Large Signal Voltage Gain	$R_L = 1k, V_0 = \pm 3.0V$	•	9	3.0 16 0.2 ±0.5 8 70 8 70 20 .0 6.0	Espain I	V/mV
De L		$R_L = 100\Omega$, $V_0 = \pm 3.0V$	•	58 58 9 2.0	6.0		
V _{OUT}	Output Voltage Swing	R _L = 1k		±3.70	±3.9		V
Is	Supply Current	100 NO 12 12 15 16 16 16 16 16 16 16 16 16 16 16 16 16	•		32	38	mA
	Shutdown Supply Current	Pin 5 at V ⁻ , (Note 7)		0 3	1.4	2.1	mA
I _{S/D}	Shutdown Pin Current	Pin 5 at V	•	per contra	20	HA PROPRIED	μА

The • denotes the specifications which apply over the full operating temperature range.

Note 1: A heat sink is required to keep the junction temperature below absolute maximum when the output is shorted.

Note 2: Exceeding the input common mode range may cause the output to invert.

Note 3: Slew rate is measured between $\pm\,1\text{V}$ on the output, with a $\pm\,3\text{V}$ input step.

Note 4: Full power bandwidth is calculated from the slew rate measurement: FPBW = $SR/2\pi Vp$.


Note 5: Settling time measurement techniques are shown in "Take the Guesswork Out of Settling Time Measurements," EDN, September 19, 1985, $A_V = -1$, $R_L = 1$ k.

Note 6: NTSC (3.58MHz). For $R_L = 1k$, Diff $A_V = 0.1\%$, Diff $Ph = 0.06^\circ$.

Note 7: See Applications section for shutdown at elevated temperatures. Do not operate the shutdown above T_{.1} > 125°C.


Note 8: AC parameters are 100% tested on the ceramic and plastic DIP packaged parts (J and N suffix) and are sample tested on every lot of the SO packaged parts (S suffix).


Optional Offset Nulling Circuit





INPUT OFFSET VOLTAGE CAN BE ADJUSTED OVER A $\pm 150 mV$ RANGE WITH A $1 k\Omega$ TO $10 k\Omega$ POTENTIOMETER.


LT1190 - TA



























0


TYPICAL PERFORMANCE CHARACTERISTICS


































Large Signal Transient Response






Output Overload




 $A_V = -1$, $V_{IN} = 12Vp-p$

LT1190 - TPC23

Small Signal Transient Response




A_V= +1, SMALL SIGNAL RISE TIME, WITH FET PROBES



Power Supply Bypassing

The LT1190 is quite tolerant of power supply bypassing. In some applications a $0.1\mu F$ ceramic disc capacitor placed 1/2 inch from the amplifier is all that is required. A scope photo of the amplifier output with no supply bypassing is used to demonstrate this bypassing tolerance, $R_1 = 1k\Omega$.


No Supply Bypass Capacitors



 $A_V = -1$, in Demo Board, $R_L = 1k\Omega$


Supply bypassing can also affect the response in the frequency domain. It is possible to see a slight 1dB rise in the frequency response at 130MHz depending on the gain configuration, supply bypass, inductance in the supply leads, and printed circuit board layout. This can be further minimized by not using a socket.

Closed Loop Voltage Gain vs Frequency



In most applications, and those requiring good settling time, it is important to use multiple bypass capacitors. A $0.1\mu F$ ceramic disc in parallel with a $4.7\mu F$ tantalum is recommended. Two oscilloscope photos with different bypass conditions are used to illustrate the settling time characteristics of the amplifier. Note that although the output waveform looks acceptable at 1V/div, when amplified to 1mV/div the settling time to 2mV is $4.244\mu s$ for the $0.1\mu F$ bypass; the time drops to 163ns with multiple bypass capacitors.


Settling Time Poor Bypass



OUT 1mV/DIV

SETTLING TIME TO 2mV, A_V = -1 SUPPLY BYPASS CAPACITORS = 0.1µF

Settling Time Good Bypass




OUT 1mV/DIV

SETTLING TIME TO 2mV, A_V = -1 SUPPLY BYPASS CAPACITORS = $0.1\mu F + 4.7\mu F$ TANTALUM $_{\rm LT1190-712}$


Cable Terminations

The LT1190 operational amplifier has been optimized as a low cost video cable driver. The $\pm 50 mA$ guaranteed output current enables the LT1190 to easily deliver 7.5Vp-p into $100\Omega,$ while operating on $\pm 5 V$ supplies, or 2.6 Vp-p on a single 5 V supply.

Double Terminated Cable Driver



Cable Driver Voltage Gain vs Frequency




When driving a cable it is important to terminate the cable to avoid unwanted reflections. This can be done in one of two ways: single termination or double termination. With single termination, the cable must be terminated at the receiving end $(75\Omega$ to ground) to absorb unwanted energy. The best performance can be obtained by double termination $(75\Omega$ in series with the output of the amplifier, and 75Ω to ground at the other end of the cable). This termination is preferred because reflected energy is absorbed at each end of the cable. When using the double termination technique it is important to note that the signal is attenuated by a factor of 2, or 6dB. This can be compensated for by taking a gain of 2, or 6dB in the amplifier. The cable driver has a -3dB bandwidth in excess of 30MHz while driving the 150Ω load.

Using the Shutdown Feature


The LT1190 has a unique feature that allows the amplifier to be shutdown for conserving power, or for multiplexing several amplifiers onto a common cable. The amplifier will shutdown by taking pin 5 to V $^{-}$. In shutdown, the amplifier dissipates 15mW while maintaining a true high impedance output state of $15 \mathrm{k}\Omega$ in parallel with the feedback resistors. The amplifiers must be used in a non-inverting configuration for MUX applications. In inverting configurations the input signal is fed to the output through the feedback components. The following scope photos show that with very high R_L , the output is truly high impedance; the output slowly decays toward ground. Additionally, when the output is loaded with as little as $1\mathrm{k}\Omega$ the amplifier shuts off in 400ns. This shutoff can be under the control of HC CMOS operating between 0V and $-5\mathrm{V}$.

Output Shutdown



1MHz SINE WAVE GATED OFF WITH SHUTDOWN PIN, $A_V = +1$, $R_L = SCOPE$ PROBE

LT1190 • TA09



1MHz SINE WAVE GATED OFF WITH SHUTDOWN PIN, $A_V = +1$, $R_L = 1k\Omega$

LT1190 - TA10



2

APPLICATIONS INFORMATION

The ability to maintain shutoff is shown on the curve Shutdown Supply Current vs Temperature in the Typical Performance Characteristics section. At very high elevated temperatures it is important to hold the shutdown pin close to the negative supply to keep the supply current from increasing.


Murphy Circuits

There are several precautions the user should take when using the LT1190 in order to realize its full capability. Although the LT1190 can drive a 50pF load, isolating the capacitance with 10Ω can be helpful. Precautions primarily have to do with driving large capacitive loads.

Other precautions include:


- 1. Use a ground plane (see Design Note 50, High Frequency Amplifier Evaluation Board).
- 2. Do not use high source impedances. The input capacitance of 2pF, and R_S = 10k Ω for instance, will give an 8MHz -3dB bandwidth.
- 3. PC board socket may reduce stability.
- 4. A feedback resistor of $1k\Omega$ or lower reduces the effects of stray capacitance at the inverting input. (For instance, closed loop gain of +2 can use $R_{FB}=300\Omega$ and $R_{G}=300\Omega$.)

Driving Capacitive Load




 $A_V = -1$, IN DEMO BOARD, $C_L = 50pF$

Driving Capacitive Load




 A_V = -1, IN DEMO BOARD, C_L = 50pF WITH 10 Ω ISOLATING RESISTOR


Murphy Circuits



An Unterminated Cable Is a Large Capacitive Load




A 1X Scope Probe Is a Large Capacitive Load



A Scope Probe on the Inverting Input Reduces Phase Margin



SIMPLIFIED SCHEMATIC



* SUBSTRATE DIODE, DO NOT FORWARD BIAS



Ultra High Speed Operational Amplifier

FEATURES

■ Gain Bandwidth Product, A_V = +1

Slew Rate

Low Cost

Output Current

Settling Time
 Differential Co

Differential Gain ErrorDifferential Phase Error

High Open Loop Gain

Single Supply +5V Operation

Output Shutdown

APPLICATIONS

- Video Cable Drivers
- Video Signal Processing
- Fast Integrators
- Pulse Amplifiers
- D/A Current to Voltage Conversion

DESCRIPTION

90MHz

450V/us

+50mA

110ns to 0.1%

0.07%, $(R_1 = 1k)$


 0.02° , $(R_1 = 1k)$

25V/mV Min

The LT1191 is a video operational amplifier optimized for operation on $\pm 5V$, and a single +5V supply. Unlike many high speed amplifiers, this amplifier features high open loop gain, over 90dB, and the ability to drive heavy loads to a full power bandwidth of 20MHz at 7Vp-p. In addition to its very fast slew rate, the LT1191 features a unity gain stable bandwidth of 90MHz.

Because the LT1191 is a true operational amplifier, it is an ideal choice for wideband signal conditioning, fast integrators, active filters, and applications requiring speed, accuracy, and low cost.


The LT1191 is available in 8-pin miniDIPs and SO packages with standard pinouts. The normally unused pin 5 is used for a shutdown feature that shuts off the output and reduces power dissipation to a mere 15mW.



ABSOLUTE MAXIMUM RATINGS

PACKAGE/ORDER INFORMATION

Total Supply Voltage (V + to V -)	18V
Differential Input Voltage	
Input Voltage	
Output Short Circuit Duration (Note 1)	
Operating Junction Temperature Range	
LT1191M	55°C to 150°C
LT1191C	0°C to 150°C
Max. Junction Temperature See P	kg. Descriptions
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 sec.).	
TARINING AV	



ELECTRICAL CHARACTERISTICS $V_8 = \pm 5V$, $T_A = 25^{\circ}C$, $C_L \le 10 pF$, pin 5 open circuit unless otherwise noted.

SYMBOL	PARAMETER	iq-8 ni aldallava adT stugg a bas	CONDITIONS	MIN	LT1191M/ TYP	C MAX	UNITS
Vos	Input Offset Volta	ge	minds short beau		1.0	5.0	mV
Ios	Input Offset Curre	ent of northerizaris	nawog zagubar		0.2	1.7	μΑ
IB	Input Bias Curren	t			±0.5	±2.5	μА
en	Input Noise Volta	ge	f ₀ = 10kHz	claravito.	25	of frem to v	nV/√Hz
in	Input Noise Curre	nt	$f_0 = 10kHz$		4.0		pA∕√Hz
R _{IN}	Input Resistance	Differential Mode		OF CARSON	70		kΩ
	agnenza	Common Mode		ACI stdaQ 1	5.0		MΩ
CIN	Input Capacitance		A _V = +1		2.0		pF
	Input Voltage Ran	nge	(Note 2)	-2.5	101	+3.5	V
CMRR	Common Mode R	ejection Ratio	$V_{CM} = -2.5V \text{ to} + 3.5V$	60	75	8	dB
PSRR	Power Supply Rej	jection Ratio	$V_S = \pm 2.375V \text{ to } \pm 8.0V$	60	75		dB
A _{VOL}	Large Signal Voltage Gain		$R_L = 1k$, $V_0 = \pm 3.0V$	20	45	2	V/mV
111			$R_L = 100\Omega, V_0 = \pm 3.0V$	6.0	12	1353	
			$V_S = \pm 8V, R_L = 100\Omega, V_0 = \pm 5V$	9.0	17	The said	
V _{OUT}	Output Voltage Swing		$V_S = \pm 5V, R_L = 1k$	±3.7	±4.0	To Kall	V
			$V_S = \pm 8V, R_L = 1k$	±6.7	±7.0	8	
SR	Slew Rate		$A_V = -2$, $R_L = 1k$, (Note 3, 8)	325	450	47	V/µs
FPBW	Full Power Bandw	vidth	V ₀ = 6Vp-p, (Note 4)	17.2	23.9		MHz
GBW	Gain Bandwidth P	roduct	673		90	Non	MHz
t _{r1} , t _{f1}	Rise Time, Fall Tir	me	$A_V = +50$, $V_0 = \pm 1.5V$, 20% to 80%, (Note 8)	100	130	160	ns
t _{r2} , t _{f2}	Rise Time, Fall Tir	me	$A_V = +1$, $V_0 = \pm 125$ mV, 10% to 90%		1.25	VIEW (2)	ns
t _{PD}	Propagation Delay	y	$A_V = +1$, $V_0 = \pm 125$ mV, 50% to 50%		2.2	- Park	ns
	Overshoot		$A_V = +1, V_0 = \pm 125 \text{mV}$		25		%
ts	Settling Time		3V Step, 0.1%, (Note 5)		110	1	ns
Diff A _V	Differential Gain		$R_L = 150\Omega$, $A_V = +2$, (Note 6)		0.15	Sept	%
Diff Ph	Differential Phase		$R_L = 150\Omega$, $A_V = +2$, (Note 6)		0.09	E-AAA	Deg. p-p

ELECTRICAL CHARACTERISTICS $v_{S}=\pm5V,\, T_{A}=25^{\circ}C,\, C_{L}\leq10 pF,\, pin\,5$ open circuit unless otherwise noted.

	STRITTS .		LT1191M/C		
SYMBOL	PARAMETER	CONDITIONS	MIN TYP	MAX	UNITS
Is	Supply Current		32	38	mA
94Vq.	Shutdown Supply Current	Pin 5 at V ⁻	1.3	2.0	mA
I _{S/D}	Shutdown Pin Current	Pin 5 at V ⁻	20	50	μА
t _{on}	Turn On Time	Pin 5 from V ⁻ to Ground, R _L = 1k	100	gni [ns
t _{off}	Turn Off Time	Pin 5 from Ground to V -, R _L = 1k	400	100 cl	ns

ELECTRICAL CHARACTERISTICS $V_S+=+5V$, $V_S-=0V$, $V_{CM}=+2.5V$, $V_A=25^{\circ}C$, $C_L\leq 10pF$, pin 5 open circuit unless otherwise noted.

Aco	88 22 0				LT1191M		1
SYMBOL	PARAMETER	CONDITIONS	Pa 5 at	MIN	TYP	MAX	UNITS
Vos	Input Offset Voltage		10.78 (0.51)	10911	2.0	7.0	mV
los	Input Offset Current	in (Constitute) of what		A House district	0.2	1.2	μΑ
I _B	Input Bias Current	8 to hill shreyezsua			±0.5	±1.5	μΑ
	Input Voltage Range	(Note 2)	ilon temperature balo	+2.0		+3.5	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = +2.0V \text{ to } +3.5V$		55	70	eria de noc	dB
A _{VOL}	Large Signal Voltage Gain	$R_L = 100\Omega$ to Ground, $V_0 = +1.0V$ to $+3.0V$		6.0	9.0	odi galeki	V/mV
V _{OUT}	Output Voltage Swing	$R_L = 100\Omega$ to Ground	V _{OUT} High	3.6	3.8	SIT SI SITU M	V
	S BHUX	Tense handhar 03	V _{OUT} Low	no I kaletush	0.25	0.4	lead a single
SR	Slew Rate	$A_V = -1$, $V_0 = +1V$ to $+3V$			250	glieSVP2 = V	V/µs
GBW	Gain Bandwidth Product				80		MHz
Is	Supply Current				29	36	mA
	Shutdown Supply Current	Pin 5 at V -			1.2	2.0	mA
I _{S/D}	Shutdown Pin Current	Pin 5 at V			20	50	μА

ELECTRICAL CHARACTERISTICS $v_S = \pm 5V, -55^{\circ}C \le T_A \le 125^{\circ}C$, pin 5 open circuit unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	LT1191I TYP	M MAX	UNITS
V _{OS}	Input Offset Voltage		•		2.0	8.0	mV
ΔV _{0S} /ΔΤ	Input V _{OS} Drift		•	Train in	8.0		μV/°C
I _{OS}	Input Offset Current	Va-Lu-2 T2	•		0.2	2.0	μА
IB	Input Bias Current		•		±0.5	±2.5	μΑ
CMRR	Common Mode Rejection Ratio	V _{CM} = -2.5V to +3.5V	0 10 10 10 10 10 10 10 10 10 10 10 10 10	55	70		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.375V \text{ to } \pm 5.0V$	•	55	70		dB
A _{VOL}	Large Signal Voltage Gain	$R_L = 1k, V_0 = \pm 3.0V$	•	16	32		V/mV
		$R_L = 100, V_0 = \pm 3.0V$	•	2.0	5.0		
V _{OUT}	Output Voltage Swing	R _L = 1k	•	±3.7	±3.9	THE CASE	V
Is	Supply Current		•		32	38	mA
	Shutdown Supply Current	Pin 5 at V -, (Note 7)	•		1.5	2.5	mA
I _{S/D}	Shutdown Pin Current	Pin 5 at V ⁻	•		20		μА

ELECTRICAL CHARACTERISTICS $V_S = \pm 5V$, $0^{\circ}C \le T_A \le 70^{\circ}C$, pin 5 open circuit unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	LT1191 TYP	C MAX	UNITS
Vos	Input Offset Voltage	State of the state of the state of			2.0	6.0	mV
$\Delta V_{OS}/\Delta T$	Input V _{OS} Drift	Fin 6 at V	•	mme)	8.0	estinië .	μV/°C
I _{OS}	Input Offset Current	Vistana	•	lism	0.2	1.7	μА
IB	Input Bias Current	Virus from V To Greenal Ry a Vir		4 M. T.	±0.5	±2.5	μА
CMRR	Common Mode Rejection Ratio	$V_{CM} = -2.5V \text{ to } +3.5V$		58	70	10 mul	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.375V \text{ to } \pm 5.0V$	•	58	70		dB
A _{VOL}	Large Signal Voltage Gain	$R_L = 1k, V_0 = \pm 3.0V$	•	20	40		V/mV
		$R_L = 100, V_0 = \pm 3.0V$		5.0	9.0		2943
V _{OUT}	Output Voltage Swing	R _L = 1k	•	±3.7	±3.9	White By S	V
Is	Supply Current		•		32	38	mA
STRAN	Shutdown Supply Current	Pin 5 at V ⁻ , (Note 7)	•		1.4	2.1	mA
I _{S/D}	Shutdown Pin Current	Pin 5 at V ⁻	•	56	20	O Siloni	μА

The • denotes the specifications which apply over the full operating temperature range.

Note 1: A heat sink is required to keep the junction temperature below absolute maximum when the output is shorted.

Note 2: Exceeding the input common mode range may cause the output to invert.

Note 3: Slew rate is measured between $\pm 1V$ on the output, with a $\pm 1.5V$ input step.

Note 4: Full power bandwidth is calculated from the slew rate measurement: FPBW = SR/2 π Vp.

Note 5: Settling time measurement techniques are shown in "Take the Guesswork Out of Settling Time Measurements," EDN, September 19, 1985. $A_V = -1$, $R_L = 1$ k.

Note 6: NTSC (3.58MHz). For $R_L = 1k$, Diff $A_V = 0.07\%$, Diff $Ph = 0.02^\circ$.

Note 7: See Applications section for shutdown at elevated temperatures. Do not operate the shutdown above $T_J > 125\,^{\circ}\text{C}$.

Note 8: AC parameters are 100% tested on the ceramic and plastic DIP packaged parts (J and N suffix) and are sample tested on every lot of the SO packaged parts (S suffix).

Optional Offset Nulling Circuit





INPUT OFFSET VOLTAGE CAN BE ADJUSTED OVER A ± 100 mV RANGE WITH A 1k Ω TO 10k Ω POTENTIOMETER.


LT1191 • TA0


2


TYPICAL PERFORMANCE CHARACTERISTICS





















































.....

TYPICAL PERFORMANCE CHARACTERISTICS









2

Large Signal Transient Response






Output Overload



 $A_V = -1$, $V_{IN} = 12Vp-p$

LT1191 - TPC

Small Signal Transient Response




A_V = +1, SMALL SIGNAL RISE TIME, WITH FET PROBES

LT1191 • TPC2

Power Supply Bypassing


The LT1191 is quite tolerant of power supply bypassing. In some applications a $0.1\mu F$ ceramic disc capacitor placed 1/2 inch from the amplifier is all that is required. A scope photo of the amplifier output with no supply bypassing is used to demonstrate this bypassing tolerance, $R_L = 1k\Omega$.

No Supply Bypass Capacitors




Supply bypassing can also affect the response in the frequency domain. It is possible to see a slight rise in the frequency response at 130MHz depending on the gain configuration, supply bypass, inductance in the supply leads, and printed circuit board layout. This can be further minimized by not using a socket.

Closed Loop Voltage Gain vs Frequency




In most applications, and those requiring good settling time, it is important to use multiple bypass capacitors. A 0.1 μF ceramic disc in parallel with a 4.7 μF tantalum is recommended. Two oscilloscope photos with different bypass conditions are used to illustrate the settling time characteristics of the amplifier. Note that although the output waveform looks acceptable at 1V/div, when amplified to 1 mV/div the settling time to 2 mV is 2.61 μs for the 0.1 μF bypass; the time drops to 143 ns with multiple bypass capacitors.

Settling Time Poor Bypass



Settling Time Good Bypass





Cable Terminations

The LT1191 operational amplifier has been optimized as a low cost video cable driver. The ± 50 mA guaranteed output current enables the LT1191 to easily deliver 7.5Vp-p into 100Ω , while operating on ± 5 V supplies, or 2.6Vp-p on a single 5V supply.

When driving a cable it is important to terminate the cable to avoid unwanted reflections. This can be done in one of two ways: single termination or double termination. With single termination, the cable must be terminated at the receiving end (75 Ω to ground) to absorb unwanted energy. The best performance can be obtained by double termination (75 Ω in series with the output of the amplifier. and 75Ω to ground at the other end of the cable). This termination is preferred because reflected energy is absorbed at each end of the cable. When using the double termination technique it is important to note that the signal is attenuated by a factor of 2, or 6dB. This can be compensated for by taking a gain of 2, or 6dB in the amplifier. The cable driver has a -3dB bandwidth of 100MHz while driving the 150 Ω load. Note the response can be improved by lowering the impedance of the feedback elements.

Using the Shutdown Feature

V SHUTDOWN

The LT1191 has a unique feature that allows the amplifier to be shutdown for conserving power, or for multiplexing several amplifiers onto a common cable. The amplifier will shutdown by taking pin 5 to V⁻. In shutdown, the amplifier dissipates 15mW while maintaining a true high impedance output state of $15k\Omega$ in parallel with the feedback resistors. The amplifiers must be used in a non-inverting configuration for MUX applications. In inverting configurations the input signal is fed to the output through the feedback components. The following scope photos show that with very high $R_{\rm L}$, the output is truly high impedance; the output slowly decays toward ground. Additionally, when the output is loaded with as little as $1k\Omega$ the amplifier shuts off in 400ns. This shutoff can be under the control of HC CMOS operating between 0V and -5V.


V_{SHUTDOWN} $\begin{cases} 0V \\ -5V \end{cases}$

1MHz SINE WAVE GATED OFF WITH SHUTDOWN PIN, $A_V = +1$, $R_I = \infty$

Output Shutdown


LT1191 • TA09






1MHz SINE WAVE GATED OFF WITH SHUTDOWN PIN, $A_V = +1$, $R_L = 1k\Omega$

Double Terminated Cable Driver



Cable Driver Voltage Gain vs Frequency




LT1191 • TA10

The ability to maintain shutoff is shown on the curve Shutdown Supply Current vs Temperature in the Typical Performance Characteristics section. At very high elevated temperatures it is important to hold the shutdown pin close to the negative supply to keep the supply current from increasing.

Murphy Circuits

There are several precautions the user should take when using the LT1191 in order to realize its full capability. Although the LT1191 can drive a 30pF load, isolating the capacitance with 10Ω can be helpful. Precautions primarily have to do with driving large capacitive loads.

Driving Capacitive Load




 $A_V = -1$, IN DEMO BOARD, $C_L = 30pF$

LT1191 • TA11

Other precautions include:


- 1. Use a ground plane (see Design Note 50, High Frequency Amplifier Evaluation Board).
- 2. Do not use high source impedances. The input capacitance of 2pF, and R_S = 10k Ω for instance, will give an 8MHz -3dB bandwidth.
- 3. PC board socket may reduce stability.
- 4. A feedback resistor of $1k\Omega$ or lower reduces the effects of stray capacitance at the inverting input. (For instance, closed loop gain of +2 can use R_{FB} = 300Ω and R_{G} = 300Ω .)

Driving Capacitive Load




 $A_V = -1$, IN DEMO BOARD, $C_L = 30$ pF WITH 10Ω ISOLATING RESISTOR


Murphy Circuits



An Unterminated Cable Is a Large Capacitive Load




A 1X Scope Probe Is a Large Capacitive Load



A Scope Probe on the Inverting Input Reduces Phase Margin

SIMPLIFIED SCHEMATIC



ages with standard pinouts. The normally unused pin 5 is



Ultra High Speed Operational Amplifier

FEATURES

■ Gain Bandwidth Product, A_V = +5 ■ Slew Rate Low Cost Output Current Settling Time $0.1\% (R_1 = 1k\Omega)$ Differential Gain Error

 Differential Phase Error High Open Loop Gain

■ Single Supply +5V Operation

Output Shutdown

APPLICATIONS

- Video Cable Drivers
- Video Signal Processing
- Photo-Diode Amplifier
- Pulse Amplifiers
- D/A Current to Voltage Conversion

DESCRIPTION

350MHz

450V/us

± 50mA

90ns to 0.1%

125V/mV Min


 $0.01^{\circ} (R_1 = 1 k\Omega)$

The LT1192 is a video operational amplifier optimized for operation on \pm 5V, and a single +5V supply. Unlike many high speed amplifiers, this amplifier features high open loop gain, over 100dB, and the ability to drive heavy loads to a full power bandwidth of 20MHz at 7Vp-p. In addition to its very fast slew rate, the LT1192 has a high gain bandwidth of 350MHz, and is compensated for a closed loop gain of 5 or greater.


Because the LT1192 is a true operational amplifier, it is an ideal choice for wideband signal conditioning, active filters, and applications requiring speed, accuracy, and low cost.

The LT1192 is available in 8-pin miniDIPs and SO packages with standard pinouts. The normally unused pin 5 is used for a shutdown feature that shuts off the output and reduces power dissipation to a mere 15mW.

Double Terminated Cable Driver



Inverter Pulse Response




A_V = -5, C_L = 10pF SCOPE PROBE

2

ABSOLUTE MAXIMUM RATINGS

18V
± 6V
±V _S
e 1) Continuous
Range
55°C to 150°C
0°C to 150°C
See Pkg. Descriptions
65°C to 150°C
sec.)300°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $v_8 = \pm 5 V$, $T_A = 25 ^{\circ} C$, $C_L \le 10 pF$, pin 5 open circuit unless otherwise noted.

SYMBOL	PARAMETER	0.S+ na	CONDITIONS	LT1192M/C MIN TYP MAX	UNITS
Vos	Input Offset Voltag	ge ne	Rt. = 100G to Ground	0.2 2.5	mV
los	Input Offset Curre	nt	V0 € + 01 V0 Le = 0V	0.2 1.7	μА
IB	Input Bias Current	a.g. 1 n	Ry a 1000 to Ground Vour High	±0.5 ±2.5	μΑ
en	Input Noise Voltag	je	$f_0 = 10kHz$	9.0	nV/√Hz
in	Input Noise Curre	nt	f ₀ = 10kHz	4.0 68 696	pA/√Hz
R _{IN}	Input Resistance	Differential Mode		Sam Sam 16 in Product	kΩ
Am		Common Mode		5.0	MΩ
CIN	Input Capacitance		A _V = +10	Shouldow 8.1.ppgs Durrent	pF
Au	Input Voltage Range		(Note 2)	-2.5 +3.5	V
CMRR	Common Mode Rejection Ratio		$V_{CM} = -2.5V \text{ to} + 3.5V$	70 85	dB
PSRR	Power Supply Rej	ection Ratio	$V_S = \pm 2.375V \text{ to } \pm 8.0V$	70 85	dB
A _{VOL}	Large Signal Volta	ge Gain	$R_L = 1k$, $V_0 = \pm 3.0V$	100 180	V/mV
			$R_L = 100\Omega$, $V_0 = \pm 3.0V$	16 35	
STHIO		KIN	$V_S = \pm 8V$, $R_L = 100\Omega$, $V_0 = \pm 5V$	20 60	SYMEOL
Vout	Output Voltage Sv	ving and a second	$V_S = \pm 5V, R_L = 1k$	±3.7 ±4.0	V
Java I		0	$V_S = \pm 8V, R_L = 1k$	±6.7 ±7.0	TAlanVa
SR	Slew Rate	10	$A_V = -10$, $R_L = 1k$, (Note 3, 8)	325 450	V/µs
FPBW	Full Power Bandw	idth	V ₀ = 6Vp-p, (Note 4)	17.2 23.9	MHz
GBW	Gain Bandwidth P	roduct	VS.Ex. of VS.S- vagsV oil	350	MHz
t _{r1} , t _{f1}	Rise Time, Fall Tin	ne of the	$A_V = +50$, $V_0 = \pm 1.5V$, 20% to 80%, (Note 8)	23 35 50	ns
t _{r2} , t _{f2}	Rise Time, Fall Tin	ne as a	$A_V = +5$, $V_0 = \pm 125$ mV, 10% to 90%	2.7	ns
t _{PD}	Propagation Delay	6.2	$A_V = +5$, $V_0 = \pm 125$ mV, 50% to 50%	3.5	ns
V	Overshoot	1.62 6.1	$A_V = +5, V_0 = \pm 125 \text{mV}$	50	%
ts	Settling Time	0	3V Step, 0.1%, (Note 5)	90	ns
Diff A _V	Differential Gain	0	$R_L = 150\Omega$, $A_V = +10$, (Note 6)	0.23	%
Diff Ph	Differential Phase	0	$R_L = 150\Omega$, $A_V = +10$, (Note 6)	0.15	Deg. p-p



ELECTRICAL CHARACTERISTICS $v_S = \pm 5V$, $T_A = 25^{\circ}C$, $C_L \le 10 pF$, pin 5 open circuit unless otherwise noted.

SYMBOL		Vah	CM nt	2 letoT		
	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Is	Supply Current	-V ±		32	38	mA
R	Shutdown Supply Current	Pin 5 at V	/h.akul/L.neib	1.3	2.0	mA
I _{S/D}	Shutdown Pin Current	Pin 5 at V	nnest aunteu	20	50	μА
ton	Turn On Time	Pin 5 from V - to Ground, R _L = 1k		100	1,100	ns
t _{off}	Turn Off Time	Pin 5 from Ground to V ⁻ , R _L = 1k		400	0.000	ns

ELECTRICAL CHARACTERISTICS $V_S+=+5V$, $V_S-=0V$, $V_{CM}=+2.5V$, $T_A=25^{\circ}C$, $C_L\leq 10pF$, pin 5 open circuit unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	LT1192M/0 TYP	MAX	UNITS
Vos	Input Offset Voltage			NAME OF STREET	0.4	4.0	mV
I _{OS}	Input Offset Current		35/73/05	maa	0.2	1.2	μА
I _B	Input Bias Current	S In 'n cz = Ki 'Ac r x B	F REST I D NAME AND	D ST DE DE	±0.5	±1.5	μΑ
	Input Voltage Range	(Note 2)		+2.0		+3.5	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = +2.0V \text{ to } +3.5V$	CHOMDS	60	80	PARAM	dB
Avol	Large Signal Voltage Gain	$R_L = 100\Omega$ to Ground, $V_0 = +1.0V$ to $+3.0V$		30	50	Input Of	V/mV
V _{OUT}	Output Voltage Swing	$R_L = 100\Omega$ to Ground	V _{OUT} High	3.6	3.8	ill might	V
	0.9		V _{OUT} Low		0.25	0.4	49
SR	Slew Rate	$A_V = -5$, $V_0 = +1V \text{ to } +3V$	hiOt = ol		250	M sugal	V/µs
GBW	Gain Bandwidth Product		deda	i kalitasastii O	350	Flaget Re	MHz
Is	Supply Current		abo ebo	Common hi	29	36	mA
30	Shutdown Supply Current	Pin 5 at V -	Au = +10		1.2	2.0	mA
I _{S/D}	Shutdown Pin Current	Pin 5 at V -	(Na)e 2)		20	50	μА

ELECTRICAL CHARACTERISTICS $V_S = \pm 5V, -55^{\circ}C \le T_A \le 125^{\circ}C$, pin 5 open circuit unless otherwise noted.

	CD 01	V0.6 ± = 5V 12001 = JH	17 7 17	LT1192	M	
SYMBOL	PARAMETER	CONDITIONS OF THE PROPERTY OF		MIN TYP	MAX	UNITS
Vos	Input Offset Voltage	$V_S = \pm 3V$, $R_L = 4k$		0.4	3.5	mV
$\Delta V_{OS}/\Delta T$	Input V _{OS} Drift	V5 = ±8V, R1 = 1H		2.0		μV/°C
los	Input Offset Current	A _V = -10, R _V = 1k, (Note 3, 8)	•	0.2	2.0	μΑ
IB	Input Bias Current	. Vo = 8Vp-p, (Rigita 4)	•	±0.5	±2.5	μА
CMRR	Common Mode Rejection Ratio	V _{CM} = -2.5V to +3.5V	•	65 85	Gain Blind	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.375 V \text{ to } \pm 5.0 V$		70 90	Fise Time	dB
A _{VOL}	Large Signal Voltage Gain	$R_L = 1k, V_0 = \pm 3.0V$	•	55 90	amii eziA	V/mV
	3.5	$R_L = 100\Omega, V_0 = \pm 3.0V$	•	5.0 14	Репрации	190
V _{OUT}	Output Voltage Swing	R _L = 1k Vm3SF ±= gV 2x = yA		±3.7 ±3.9	logiemy0.	V
Is	Supply Current	3V Step, 0.1%; (Note 5)		32	38	mA
1/0	Shutdown Supply Current	Pin 5 at V ⁻ , (Note 7)	•	1.5	2.5	mA
I _{S/D}	Shutdown Pin Current	Pin 5 at V = 1.01 = 1.4 A ADD T = 1.4		20	Differentia	μА

ELECTRICAL CHARACTERISTICS $v_8 = \pm 5V$, $0^{\circ}C \le T_A \le 70^{\circ}C$, pin 5 open circuit unless otherwise noted.

SYMBOL PARAMETER		OL PARAMETER CONDITIONS		MIN	LT11920 TYP	MAX	UNITS
Vos	Input Offset Voltage	-0.2	•		0.4	3.0	mV
$\Delta V_{OS}/\Delta T$	Input V _{OS} Drift	See av I I I I I I I I I I I I I I I I I I	•	Villegil	2.0		μV/°C
los	Input Offset Current				0.2	1.7	μА
IB	Input Bias Current		•		±0.5	±2.5	μА
CMRR	Common Mode Rejection Ratio	$V_{CM} = -2.5V \text{ to } +3.5V$		68	85		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.375 V \text{ to } \pm 5.0 V$		70	90		dB
A _{VOL}	Large Signal Voltage Gain	$R_L = 1k, V_0 = \pm 3.0V$	•	90	140		V/mV
	GOOM MONINGS V-	$R_L = 100\Omega$, $V_0 = \pm 3.0V$		10	30		- 1
V _{OUT}	Output Voltage Swing	R _L = 1k		±3.7	±3.9		V
Is	Supply Current	8.0-			32	38	mA mA
	Shutdown Supply Current	Pin 5 at V ⁻ , (Note 7)		B. Z.	1.4	2.1	mA
I _{S/D}	Shutdown Pin Current	Pin 5 at V ⁻	•	(A) 30	20	ENDINGO	μА

The ullet denotes the specifications which apply over the full operating temperature range.

Note 1: A heat sink is required to keep the junction temperature below absolute maximum when the output is shorted.

Note 2: Exceeding the input common mode range may cause the output to invert.

Note 3: Slew rate is measured between \pm 1V on the output, with a \pm 0.3V input step.

Note 4: Full power bandwidth is calculated from the slew rate measurement: FPBW = SR/ 2π Vp.


Note 5: Settling time measurement techniques are shown in "Take the Guesswork Out of Settling Time Measurements," EDN, September 19, 1985. $A_V = -5$, $B_L = 1$ k.

Note 6: NTSC (3.58MHz). For $R_L = 1k$, Diff $A_V = 0.1\%$, Diff $Ph = 0.01^\circ$. Diff A_V and Diff Ph can be reduced for $A_V < 10$.

Note 7: See Applications section for shutdown at elevated temperatures. Do not operate the shutdown above $T_J > 125$ °C.


Note 8: AC parameters are 100% tested on the ceramic and plastic DIP packaged parts (J and N suffix) and are sample tested on every lot of the SO packaged parts (S suffix).


Optional Offset Nulling Circuit





INPUT OFFSET VOLTAGE CAN BE ADJUSTED OVER A ± 20 mV RANGE WITH A 1k Ω TO 10k Ω POTENTIOMETER.


LT1192 • TAO














































Power Supply Rejection Ratio vs




Output Short Circuit Current vs










Output Voltage Swing vs






















 $A_V = +10$, $V_{IN} = 1.2Vp-p$

LT1192 • TPC24

Small Signal Transient Response



Av= +5 SMALL SIGNAL RISE TIME, WITH FET PROBES


2

APPLICATIONS INFORMATION

Power Supply Bypassing

The LT1192 is quite tolerant of power supply bypassing. In some applications a $0.1\mu F$ ceramic disc capacitor placed 1/2 inch from the amplifier is all that is required. A scope photo of the amplifier output with no supply bypassing is used to demonstrate this bypassing tolerance, $R_L = 1 k \Omega$.


No Supply Bypass Capacitors



 $A_V = -5$, IN DEMO BOARD, $R_L = 1k\Omega$

In most applications, and those requiring good settling time, it is important to use multiple bypass capacitors. A 0.1 μF ceramic disc in parallel with a 4.7 μF tantalum is recommended. Two oscilloscope photos with different bypass conditions are used to illustrate the settling time characteristics of the amplifier. Note that although the output waveform looks acceptable at 1V/div, when amplified to 1 mV/div the settling time to 1 mV is 4.132 μs for the 0.1 μF bypass; the time drops to 140 ns with multiple bypass capacitors.


Settling Time Poor Bypass



SETTLING TIME TO 1mV, $A_V = -1$ SUPPLY BYPASS CAPACITORS = $0.1 \mu F$

LT1192 • TA05

Settling Time Good Bypass




SETTLING TIME TO 1mV, AV = -1 SUPPLY BYPASS CAPACITORS = $0.1\mu F + 4.7\mu F$ TANTALUM

LT1192 • TAD


Cable Terminations

The LT1192 operational amplifier has been optimized as a low cost video cable driver. The $\pm\,50\text{mA}$ guaranteed output current enables the LT1192 to easily deliver 7.5Vp-p into $100\Omega,$ while operating on $\pm\,5\text{V}$ supplies, or 2.6Vp-p on a single 5V supply.

Double Terminated Cable Driver



Cable Driver Voltage Gain vs Frequency




When driving a cable it is important to terminate the cable to avoid unwanted reflections. This can be done in one of two ways: single termination or double termination. With

single termination, the cable must be terminated at the receiving end $(75\Omega$ to ground) to absorb unwanted energy. The best performance can be obtained by double termination $(75\Omega$ in series with the output of the amplifier, and 75Ω to ground at the other end of the cable). This termination is preferred because reflected energy is absorbed at each end of the cable. When using the double termination technique it is important to note that the signal is attenuated by a factor of 2, or 6dB. For a cable driver with a gain of +5 (op amp gain of +10) the -3dB bandwidth is 56MHz with only 0.25dB of peaking.

Using the Shutdown Feature

The LT1192 has a unique feature that allows the amplifier to be shutdown for conserving power, or for multiplexing several amplifiers onto a common cable. The amplifier will shutdown by taking pin 5 to V $^-$. In shutdown, the amplifier dissipates 15mW while maintaining a true high impedance output state of $15 k\Omega$ in parallel with the feedback resistors. The amplifiers must be used in a non-inverting configuration for MUX applications. In inverting configurations the input signal is fed to the output through the feedback components. When the output is loaded with as little as $1 k\Omega$ from the amplifier's feedback resistors, the amplifier shuts off in 400ns. This shutoff can be under the control of HC CMOS operating between 0V and -5V.






SHUTDOWN PIN, A_V = +10, R_L = 1k

The ability to maintain shutoff is shown on the curve Shutdown Supply Current vs Temperature in the Typical Performance Characteristics section. At very high elevated temperatures it is important to hold the shutdown pin close to the negative supply to keep the supply current from increasing.

Operating with Low Closed Loop Gains


When using de-compensated amplifiers it should be realized that peaking in the frequency domain, and overshoot and ringing in the time domain occur as closed loop gain is lowered. The LT1192 is stable to a closed loop gain of +5, however, peaking and ringing can be minimized by increasing the closed loop gain. For instance, the LT1192 peaks +5dB when used in a gain of +5, but peaks by less than 0.5dB for a closed loop gain of +10. Likewise, the overshoot drops from 50% to 4% for gains of +10.

Small Signal Transient Response



A_V = +10 SMALL SIGNAL RISE TIME, WITH FET PROBES

Closed Loop Voltage Gain vs Frequency




Murphy Circuits


There are several precautions the user should take when using the LT1192 in order to realize its full capability. Although the LT1192 can drive a 50pF load, isolating the capacitance with 20Ω can be helpful. Precautions primarily have to do with driving large capacitive loads.

Other precautions include:


- 1. Use a ground plane (see Design Note 50, High Frequency Amplifier Evaluation Board).
- 2. Do not use high source impedances. The input capacitance of 2pF, and R_S = 10k Ω for instance, will give an 8MHz –3dB bandwidth.
- 3. PC board socket may reduce stability.
- 4. A feedback resistor of $1k\Omega$ or lower reduces the effects of stray capacitance at the inverting input.




An Unterminated Cable Is a Large Capacitive Load



A Scope Probe on the Inverting Input Reduces Phase Margin




A 1X Scope Probe Is a Large Capacitive Load



LT1192 Is Stable for Gains ≥ +5V/V


Driving Capacitive Load



 $A_V = -5$, IN DEMO BOARD, $C_L = 50$ pF

LT1192 • TA11


Driving Capacitive Load



 A_V = -5, IN DEMO BOARD, C_L = 50pF WITH 20Ω ISOLATING RESISTOR

LT1192 • TA12

SIMPLIFIED SCHEMATIC





Video Difference Amplifier

FEATURES

	Differential or Single-Ended	Gain Block (Adjustable)
	-3 dB Bandwidth, $A_V = \pm 2$	80MHz
-	Slew Rate	500V/us

Slew RateLow Cost

Output Current

Settling TimeCMRR @ 10MHz

Differential Gain Error

Differential Phase Error
 Single - EV Operation

Single +5V OperationDrives Cables Directly

Output Shutdown

APPLICATIONS

- Line Receivers
- Video Signal Processing
- Cable Drivers
- Oscillators
- Tape and Disc Drive Systems

DESCRIPTION

±50mA

>40dB

0.2%

0.08°


180ns to 0.1%

The LT1193 is a video difference amplifier optimized for operation on ± 5 V, and a single +5V supply. This versatile amplifier features uncommitted high input impedance (+) and (–) inputs, and can be used in differential or single-ended configurations. Additionally, a second set of inputs give gain adjustment and DC control to the differential amplifier.


The LT1193's high slew rate, $500V/\mu s$, wide bandwidth, 80MHz, and $\pm 50mA$ output current, make it ideal for driving cables directly. The shutdown feature reduces the power dissipation to a mere 15mW, and allows multiple amplifiers to drive the same cable.

The LT1193 is available in 8-pin miniDIPs and SO packages.

Cable Sense Amplifier for Loop Through Connections with DC Adjust



Recovered Signal from Common Mode Noise




5MHz SINE WAVE RECOVERED FROM COMMON MODE NOISE, A_V = +2

ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage (V + to V -)	18V
Differential Input Voltage	
Input Voltage	±V _S
Output Short Circuit Duration (N	ote 1)Continuous
Operating Junction Temperature	Range
LT1193M	55°C to 150°C
LT1193C	0°C to 150°C
Max. Junction Temperature	
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10	0 sec.)300°C

PACKAGE/ORDER INFORMATION



SYMBOL	PARAMETER	CONDITIONS	MIN	LT1193M TYP	/C MAX	UNITS
Vos	Input Offset Voltage	Both Inputs, (Note 3)		2.0	12.0	mV
los	Input Offset Current	Either Input		0.2	3.0	μА
I _B	Input Bias Current	Either Input	Dr.	±0.5	±3.5	μΑ
e _n	Input Noise Voltage	f ₀ = 10kHz	400	50	preside	nV/√Hz
in	Input Noise Current	f ₀ = 10kHz		4.0	annial	pA/√Hz
R _{IN}	Input Resistance	Either Input	amelay	100	azid bas	kΩ
CIN	Input Capacitance	Either Input		2.0		pF
V _{IN LIM}	Input Voltage Limit	(Note 4)		1.3	The second	V
	Input Voltage Range		-2.5		+3.5	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = -2.5V \text{ to } +3.5V$	60	75	erna2 std	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.375V \text{ to } \pm 8V$	60	75		dB
V _{OUT}	Output Voltage Swing	$V_S = \pm 5V, R_L = 1k$	±3.8	±4.0		V
		$V_S = \pm 8V, R_L = 1k$	±6.8	±7.0	1	
		$V_S = \pm 8V, R_L = 100\Omega$	6.4	6.6		
GE	Gain Error	$V_0 = \pm 3V, R_L = 1k$	10	0.1	1.0	%
		$R_L = 100\Omega$		0.1	1.2	90 1
SR	Slew Rate	$V_0 = \pm 2V$, $R_L = 300\Omega$, (Note 5, 10)	350	500		V/µs
FPBW	Full Power Bandwidth	V ₀ = 6Vp-p, (Note 6)	18.5	26.5		MHz
BW	Small Signal Bandwidth		1 1/2	9.0		MHz
t _r , t _f	Rise Time, Fall Time	$A_V = +50$, $V_0 = \pm 1.5V$, 20% to 80% (Note 10)	110	160	210	ns
t _{PD}	Propagation Delay	$R_L = 1k$, $V_0 = \pm 125$ mV, 50% to 50%	1	15		ns
F 1971 13	Overshoot	$V_0 = \pm 50 \text{mV}$		0		%
ts	Settling Time	3V Step, 0.1%, (Note 7)	Maria VA	180		ns
Diff A _V	Differential Gain	$R_L = 150\Omega$, $A_V = +2$, (Note 8)		0.2	MA TE	%
Diff Ph	Differential Phase	$R_L = 150\Omega$, $A_V = +2$, (Note 8)		0.08		Deg. p-p
Is	Supply Current		11339	35	43	mA
	Shutdown Supply Current	Pin 5 at V		1.3	2.0	mA

ELECTRICAL CHARACTERISTICS $V_S=\pm 5V,\ V_{REF}=0V,\ R_{FB1}=900\Omega$ from pins 6 to 8, $R_{FB2}=100\Omega$ from pin 8 to ground, $R_L=R_{FB1}+R_{FB2}=1k$ (Note 2), $T_A=25^{\circ}C,\ C_L\leq 10pF$, pin 5 open circuit, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	LT1193M/C MIN TYP MAX	UNITS
I _{S/D}	Shutdown Pin Current	Pin 5 at V ⁻	20 50	μА
t _{on}	Turn On Time	Pin 5 from V ⁻ to Ground, R _L = 1k	300	ns
t _{off}	Turn Off Time	Pin 5 from Ground to V ⁻ , R _L = 1k	200	ns

ELECTRICAL CHARACTERISTICS $V_{S^+} = +5V$, $V_{S^-} = 0V$, $V_{REF} = +2.5V$, $R_{FB1} = 900\Omega$ from pins 6 to 8, $R_{FB2} = 100\Omega$ from pin 8 to V_{REF} , $R_L = R_{FB1} + R_{FB2} = 1k$ (Note 2), $T_A = 25^{\circ}C$, $C_L \le 10pF$, pin 5 open circuit, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	= 18	MIN	T1193M/C	MAX	UNITS
V _{OS}	Input Offset Voltage	Both Inputs, (Note 3)			3.0	15	mV
Ios	Input Offset Current	Either Input	Angl	Insula Careent	0.2	3.0	μΑ
I _B	Input Bias Current	Either Input	2 019	(nemiá) e	±0.5	±3.5	μА
	Input Voltage Range		incomes that out seven	+2.0	ale Asia	+3.5	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = +2.0V \text{ to } +3.5V$		55	70	herris du	dB
V _{OUT}	Output Voltage Swing	$R_L = 100\Omega$ to Ground	V _{OUT} High	3.6	3.8	ania tani f	V
	Solding Time Measurements," EDN, Sept	Spasswork Out of	V _{OUT} Low	more at the unit	0.25	0.4	Salesda
SR	Slew Rate	$V_0 = +1V \text{ to } +3V$	esister is H _{eer} a Se	TYROLER, USI	250	=)H mink	V/µs
BW	Small Signal Bandwidth	or of ore the state of the stat	A DUMBO STANDE IN	Carl Country State	8.0	SERVICE N	MHz
Is	Supply Current	a free mediu boni e C - disort e fr	nt andividuado a dit	i di nial tugle	32	40	mA
910 situalio in	Shutdown Supply Current	Pin 5 at V			1.3	2.0	mA
I _{S/D}	Shutdown Pin Current	Pin 5 at V) $\mu V + \lim_{M} \mu V - m \phi$	and altegal pare	20	50	μА

ELECTRICAL CHARACTERISTICS $V_S=\pm 5V,~V_{REF}=0V,~R_{FB1}=900\Omega$ from pins 6 to 8, $R_{FB2}=100\Omega$ from pin 8 to ground, $R_L=R_{FB2}=1k$ (Note 2), $T_A=-55^{\circ}C\leq T_A\leq 125^{\circ}C,~C_L\leq 10pF,~pin~5$ open circuit, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	LT1193I TYP	MAX	UNITS
V _{OS}	Input Offset Voltage				2.0	16	mV
ΔV _{OS} /ΔΤ	Input V _{OS} Drift				20		μV/°C
I _{OS}	Input Offset Current		•		0.8	5.0	μА
IB	Input Bias Current				±1.0	±5.5	μА
	Input Voltage Range		•	-2.5		+3.5	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = -2.5V \text{ to } +3.5V$	•	53	70		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.375V \text{ to } \pm 5.0V$	•	53	70	TO SHOW	dB
V _{OUT}	Output Voltage Swing	R _L = 1k	•	3.6	4.0		V
		$V_S = \pm 8V, R_L = 100\Omega$	•	6.0	6.5	THE TREE	
GE	Gain Error	$V_0 = \pm 3V, R_L = 1k$	•		0.2	1.2	%
Is	Supply Current		•		35	43	mA
	Shutdown Supply Current	Pin 5 at V ⁻ , (Note 9)	•		1.3	2.2	mA
I _{S/D}	Shutdown Pin Current	Pin 5 at V ⁻	•		20		μА

ELECTRICAL CHARACTERISTICS $V_S=\pm 5V,\ V_{REF}=0V,\ R_{FB1}=900\Omega$ from pins 6 to 8, $R_{FB2}=100\Omega$ from pin 8 to ground, $R_L=R_{FB1}+R_{FB2}=1k$ (Note 2), $T_A=0^\circ C \le T_A \le 70^\circ C,\ C_L \le 10pF$, pin 5 open circuit, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	LT1193 TYP	C MAX	UNITS
Vos	Input Offset Voltage	Pin 5 at V		\$1511	2.0	14	mV
$\Delta V_{OS}/\Delta T$	Input V _{OS} Drift	Find from V. In Ground, Rg - Tk	•		20	D mut	μV/°C
los	Input Offset Current	Plan S from Graund to V.T. B., - 1k.	•		0.2	3.5	μΑ
IB	Input Bias Current				±0.5	±4.0	μΑ
	Input Voltage Range		•	-2.5		+3.5	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = -2.5V \text{ to } +3.5V$		55	70		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.375 V \text{ to } \pm 5.0 V$		55	70	gs.Piml.	dB
V _{OUT}	Output Voltage Swing	R _L = 1k		3.7	4.0	al Stugen	V
	QUESETTEN .	$R_L = 100\Omega$	•	6.2	6.6		
GE	Gain Error	$V_0 = \pm 3V, R_L = 1k$	•		0.2	1.2	%
Is	Supply Current	Bern Jagells (Note 3)		appl	35	43	mA
al .	Shutdown Supply Current	Pin 5 at V ⁻ , (Note 9)		ther	1.3	2.1	mA
I _{S/D}	Shutdown Pin Current	Pin 5 at V		1111	20	luqni-	μА

The • denotes the specifications which apply over the full operating temperature range.

Note 1: A heat sink is required to keep the junction temperature below absolute maximum when the output is shorted.

Note 2: When $R_L=1k$ is specified, the load resistor is $R_{FB1}+R_{FB2}$, but when $R_L=100\Omega$ is specified, then an additional 100Ω is added to the output.

Note 3: V_{OS} measured at the output (pin 6) is the contribution from both input pair, and is input referred.

Note 4: $V_{IN\ LIM}$ is the maximum voltage between $-V_{IN}$ and $+V_{IN}$ (pin 2 and pin 3) for which the output can respond.

Note 5: Slew rate is measured between $\pm\,2V$ on the output, with a $\pm\,1V$ input step, AV = +3.


Note 6: Full power bandwidth is calculated from the slew rate measurement: FPBW = $SR/2\pi Vp$.


Note 7: Settling time measurement techniques are shown in "Take the Guesswork Out of Settling Time Measurements," EDN, September 19, 1985


Note 8: NTSC (3.58MHz).

Note 9: See Applications section for shutdown at elevated temperatures. Do not operate the shutdown above $T_J > 125^{\circ}C$.


Note 10: AC parameters are 100% tested on the ceramic and plastic DIP packaged parts (J and N suffix) and are sample tested on every lot of the SO packaged parts (S suffix).











Equivalent Input Noise Voltage vs Frequency













Shutdown Supply Current vs






0 25 50 75


TEMPERATURE (°C)


100 125


LT1193 - TPC08


-50 -25





































2

Large Signal Transient Response




 $A_V = +2$, $R_L = 150\Omega$, $R_{FB} = 300\Omega$, $R_G = 300\Omega$

Small Signal Transient Response



A_V = -10, SMALL SIGNAL RISE TIME = 43ns


Small Signal Transient Response




 $A_V = +2, \; R_{FB} = 300\Omega, \; R_G = 300\Omega, \; \text{OVERSHOOT} = 25\%, \\ \text{RISE TIME} = 4.7 \text{ns}$

LT1193 • TPC24

The LT1193 is a video difference amplifier which has two uncommitted high input impedance (+) and (-) inputs. The amplifier has one set of inputs which can be used for reference and feedback. Additionally, this set of inputs give gain adjust, and DC control to the differential amplifier. The voltage gain of the LT1193 is set like a conventional operational amplifier. Feedback is applied to pin 8, and it is optimized for gains of 2 or greater. The amplifier can be operated single-ended by connecting either the (+) or (-) inputs to the +/Reference pin 1. The voltage gain is set by the resistors: $(R_{FB} + R_G)/R_G$.






The primary usefulness of the LT1193 is in converting high speed differential signals to a single-ended output. The amplifier has common mode rejection beyond 50MHz, and a full power bandwidth of 40MHz at 4Vp-p. Like the single-ended case, the differential voltage gain is set by the external resistors: (RFB + RG)/RG. The maximum input differential signal for which the output will respond is approximately ± 1.3 V.

Power Supply Bypassing

The LT1193 is quite tolerant of power supply bypassing. In some applications a $0.1\mu F$ ceramic disc capacitor placed 1/2 inch from the amplifier is all that is required. A scope photo of the amplifier output with no supply bypassing is used to demonstrate this bypassing tolerance, $R_L = 1k\Omega$.

No Supply Bypass Capacitors




 $A_V = +10$, IN DEMO BOARD, $R_L = 1k\Omega$

T1102 - TAO4

In many applications and those requiring good settling time it is important to use multiple bypass capacitors. A $0.1\mu F$ ceramic disc in parallel with a $4.7\mu F$ tantalum is recommended. Two oscilloscope photos with different bypass conditions are used to illustrate the settling time characteristics of the amplifier. Note that although the output waveform looks acceptable at 1V/div, when

Settling Time Poor Bypass




SETTLING TIME TO 10mV, $A_V = 2$ SUPPLY BYPASS CAPACITORS = 0.1μ F

LT1193 - TA05

2

APPLICATIONS INFORMATION

Settling Time Good Bypass



SUPPLY BYPASS CAPACITORS = 0.1μF + 4.7μF TANTALUM

LT1199-TAN6


1 to 10mV/div the cettling time to 10mV is 3

amplified to 10mV/div the settling time to 10mV is 347ns for the $0.1\mu F$ bypass; the time drops to 96ns with multiple bypass capacitors.


Operating With Low Closed Loop Gains

The LT1193 has been optimized for closed loop gains of 2 or greater; the frequency response illustrates the obtainable closed loop bandwidths. For a closed loop gain of 2 the response peaks about +2dB. Peaking can be minimized by keeping the feedback elements below $1k\Omega,$ and can be eliminated by placing a capacitor across the feedback resistor, (feedback zero). This peaking shows up as time domain overshoot of about 40%. With the feedback capacitor it is eliminated.


Closed Loop Voltage Gain vs Frequency



Closed Loop Voltage Gain vs Frequency




Small Signal Transient Response



 A_V = +2, OVERSHOOT = 40%, R_{FB} = 1k, R_G = 1k

Small Signal Transient Response




A_V = +2, WITH 8pF FEEDBACK CAPACITOR RISE TIME = 3.75ns, R_{FB} = 1k, R_G = 1k

Cable Terminations


The LT1193 video difference amplifier has been optimized as a low cost cable driver. The ± 50 mA guaranteed output current enables the LT1193 to easily deliver 7.5Vp-p into 100Ω , while operating on ± 5 V supplies, and gains >3. On a single 5V supply the LT1193 can swing 2.6Vp-p for gains ≥ 2 .

When driving a cable it is important to terminate the cable to avoid unwanted reflections. This can be done in one of two ways: single termination or double termination. With single termination, the cable must be terminated at the receiving end (75 Ω to ground) to absorb unwanted energy. The best performance can be obtained by double termination (75 Ω in series with the output of the amplifier, and 75 Ω to ground at the other end of the cable). This termination is preferred because reflected energy is absorbed at each end of the cable. When using the double termination technique it is important to note that the signal is attenuated by a factor of 2, or 6dB. The cable driver has a –3dB bandwidth of 80MHz while driving a 150 Ω load.

Double Terminated Cable Driver




Closed Loop Voltage Gain vs Frequency



Using the Shutdown Feature

The LT1193 has a unique feature that allows the amplifier to be shutdown for conserving power, or for multiplexing several amplifiers onto a common cable. The amplifier will shutdown by taking pin 5 to V $^-$. In shutdown, the amplifier dissipates 15mW while maintaining a true high impedance output state of 15k Ω in parallel with the feedback resistors. The amplifiers may be connected inverting, non-inverting or differential for MUX applications. When the output is loaded with as little as $1k\Omega$ from the amplifier's feedback resistors, the amplifier shuts off in 200ns. This shutoff can be under the control of HC CMOS operating between 0V and -5V.

Output Shutdown



The ability to maintain shutoff is shown on the curve Shutdown Supply Current vs Temperature in the Typical Performance Characteristics section. At very high elevated temperatures it is important to hold the shutdown pin close to the negative supply to keep the supply current from increasing.

of 2pF, and R_S = 10k Ω for instance, will give an 8MHz –3dB bandwidth.

- 3. PC board socket may reduce stability.
- 4. A feedback resistor of $1k\Omega$ or lower reduces the effects of stray capacitance at the inverting input. (For instance, closed loop gain of ± 2 can use $R_{FB} = 300\Omega$ and $R_G = 300\Omega$.)

Murphy Circuits


There are several precautions the user should take when using the LT1193 in order to realize its full capability. Although the LT1193 can drive a 30pF in gains as low as 2, isolating the capacitance with 10Ω can be helpful. Precautions primarily have to do with driving large capacitive loads.

APPLICATIONS INFORMATION

Other precautions include:


1. Use a ground plane (see Design Note 50, High Frequency Amplifier Evaluation Board).

Driving Capacitive Load



 $A_V = +2$, IN DEMO BOARD, $C_L = 30pF$ $R_{FB} = 1k$, $R_G = 1k$


Driving Capacitive Load




 $A_V = +2$, IN DEMO BOARD, $C_L = 30$ pF WITH 10Ω ISOLATING RESISTOR

LT1193 • TA15


Murphy Circuits



An Unterminated Cable Is a Large Capacitive Load




A 1X Scope Probe Is a Large Capacitive Load



A Scope Probe on the Inverting Input Reduces Phase Margin

SIMPLIFIED SCHEMATIC







Video Difference **Amplifier**

FEATURES

 Differential or Single-Ended Gain Block 	±10 (20dB)
■ -3dB Bandwidth	35MHz
■ Slew Rate	500V/μs
■ Low Cost	El-v
 Output Current 	±50mA
 Settling Time 	200ns to 0.1%
■ CMRR @ 10MHz	45dE
 Differential Gain Error 	0.2%
 Differential Phase Error 	0.089
 Input Amplitude Limiting 	

Drives Cables Directly **APPLICATIONS**

■ Single +5V Operation

- Line Receivers
- Video Signal Processing
- Gain Limiting
- Oscillators
- Tape and Disc Drive Systems


DESCRIPTION

The LT1194 is a video difference amplifier optimized for operation on \pm 5V, and a single + 5V supply. The amplifier has a fixed gain of 20dB, and features adjustable input limiting to control tough over-drive applications. It has uncommitted high input impedance (+) and (-) inputs, and can be used in differential or single-ended configurations.

The LT1194's high slew rate, 500V/µs, wide bandwidth, 35MHz, and ±50mA output current, make it ideal for driving cables directly. This versatile amplifier is easy to use for video, or applications requiring speed, accuracy, and low cost.


The LT1194 is available in 8-pin miniDIPs and SO packages.

Wideband Differential Amplifier with Limiting




 $A_V = 1000, -3dB BW = 35MHz$

Vout 1V/DIV



Sine Wave Reduced by Limiting




200kHz SINE WAVE WITH VCONTROL = -5V, -4V, -3V, -2V

ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage (V+ to V-)	18V
Differential Input Voltage	
Input Voltage	
Output Short Circuit Duration (No	ote 1) Continuous
Operating Junction Temperature	Range
LT1194M	55°C to 150°C
LT1194C	
Max. Junction Temperature	.See Pkg. Descriptions
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10	sec.)300°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS

 $V_S = \pm 5V$, $V_{REF} = 0V$, Null pins 1 and 8 open circuit, $T_A = 25^{\circ}C$, $C_L \le 10$ pF, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	LT1194M TYP	/C MAX	UNITS
V _{OS}	Input Offset Voltage				1.0	6.0	mV
I _{OS}	Input Offset Current				0.2	3.0	μА
IB	Input Bias Current				±0.5	±3.5	μА
en	Input Noise Voltage	f ₀ = 10kHz		smera	15	la di sa	nV/√Hz
in	Input Noise Current	f ₀ = 10kHz			4.0		pA/√Hz
R _{IN}	Input Resistance	Either Input	Careful Services - The Services - Careful Services	OCAMBINET STREET	30	March N. H. Str.	kΩ
CIN	Input Capacitance	Either Input	4531114	rnd tolknossi	2.0	akrba	pF
	Input Voltage Range	19		-2.5	diio	+3.5	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = -2.5V \text{ to } +3.5V$		65	80		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.375 \text{V to } \pm 8 \text{V}$		65	80		dB
V _{OMAX}	Maximum Output Signal	$V_S = \pm 8V$, (Note 2)		±3.9	±4.3		V
V _{LIM}	Output Voltage Limit	$V_i = \pm 0.5V$, $V_C = +2V$, (No	ote 3)		±20	±120	mV
V _{OUT}	Output Voltage Swing	$V_S = \pm 8V, V_{REF} = +3V$	R _L = 1k	+6.6	+6.9	1 1 2	V
			$R_L = 100\Omega$	+6.3	+6.7		1040
		$V_S = \pm 8V$, $V_{REF} = -3V$	R _L = 1k	-6.7	-7.4		
			$R_L = 100\Omega$	-6.4	-6.7	V)I=1	
		$V_S = \pm 5V$, $V_{REF} = 0V$, $R_L = 0$	= 1k	±3.8	±4.0		
GE	Gain Error	$V_0 = \pm 3V$	R _L = 1k		0.5	3.0	%
			$R_L = 100\Omega$	= =	0.5	3.0	
SR	Slew Rate	$V_0 = \pm 1V, R_L = 1k, (Note$	4, 8)	350	500		V/µs
FPBW	Full Power Bandwidth	V ₀ = 6Vp-p, (Note 5)		18.5	26.5	CALABO BHO	MHz
BW	Small Signal Bandwidth				35		MHz
t _r , t _f	Rise Time, Fall Time	$R_L = 1k$, $V_0 = \pm 500$ mV, 20% to 80%, (Note 8)		4.0	6.0	8.0	ns
t _{PD}	Propagation Delay	$R_L = 1k, V_0 = \pm 125 \text{mV}, 5$	0% to 50%		6.5		ns
	Overshoot	$V_0 = \pm 125 \text{mV}$			0		%

ELECTRICAL CHARACTERISTICS $V_8 = \pm 5V$, $V_{REF} = 0V$, Null pins 1 and 8 open circuit, $T_A = 25^{\circ}C$, $C_L \le 10pF$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	LT1194M/C MIN TYP MAX	UNITS
ts	Settling Time	3V Step, 0.1%, (Note 6)	200	ns
Diff A _V	Differential Gain	$R_L = 150\Omega$, (Note 7)	0.2	%
Diff Ph	Differential Phase	$R_L = 150\Omega$, (Note 7)	0.08	Deg p-p
Is	Supply Current		35 43	mA

ELECTRICAL CHARACTERISTICS $V_{S^+} = +5V$, $V_{S^-} = 0V$, $V_{REF} = +2.5V$, Null pins 1 and 8 open circuit, $T_A = 25^{\circ}C$, $C_L \le 10pF$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	8±=3V	MIN	LT1194M TYP	I/C MAX	UNITS
Vos	Input Offset Voltage	52001 = pt - 10022	7.79		2.0	8.0	mV
los	Input Offset Current	N = M	以 工一段		0.2	3.0	μА
IB	Input Bias Current	Samue IN 1	SR*		±0.5	±3.0	μА
	Input Voltage Range	Al = glt A	65 + 0	+2.0	10/15	+3.5	V
CMRR	Common Mode Rejection Ratio	V _{CM} = +2.0V to +3.5V		55	70	adans -	dB
V _{LIM}	Output Voltage Limit	$V_i = \pm 0.5V, V_C = +2V, (N_i)$	lote 3)	which app	±20	±120	mV
V _{OUT}	Output Voltage Swing	$R_L = 100\Omega$ to Ground	V _{OUT} High	3.6	3.8	ne range.	V
	brindwidth is calculated from the slow ra	New Training Control of the Control	V _{OUT} Low	U DIST GREAT	0.25	0.4	Act otals
SR	Slew Rate	$V_0 = +1V \text{ to } +3V$	di di seniora kostalli sashi	or Licensia soc	250	out on conf	V/µs
BW	Small Signal Bandwidth	o by Guesawork Culid	efounds at passes touch	ipola foot	32	itoutse o p	MHz
Is	Supply Current	as) detalcaka	±6V, the overloan	e V nO .na	32	40	mA

ELECTRICAL CHARACTERISTICS $V_{S^+}=\pm 5V,\ V_{REF}=0V,\ Null\ pins\ 1\ and\ 8\ open\ circuit,\ -55^\circ C\le T_A\le 125^\circ C,\ unless\ otherwise\ noted.$

SYMBOL	PARAMETER	CONDITIONS			MIN	LT1194 TYP	M MAX	UNITS
V _{OS}	Input Offset Voltage	MUSAULITO.	Surjent randos	•	East fr	1.0	9.0	mV
$\Delta V_{OS}/\Delta T$	Input V _{OS} Drift		Ĉ.	•		6.0		μV/°C
los	Input Offset Current		Latte I	•		0.8	5.0	μΑ
I _B	Input Bias Current			•	a .	±1.0	±5.5	μА
	Input Voltage Range	The state of		•	-2.5		+3.5	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = -2.5V \text{ to}$	+3.5V	•	58	80		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.375V \text{ to } \pm 5.0V$		•	60	80		dB
V _{LIM}	Output Voltage Limit	V _i = ±0.5V, V _C = +2V, (Note 3)		VARDE : AT	IVO GITZIO	±20	±150	mV
V _{OUT}	Output Voltage Swing	V _S = ±8V	R _L = 1k	•	+6.0	+6.6	DI EST VIIII	V
		$V_{REF} = +3V$	$R_L = 100\Omega$	•	+5.9	+6.5		
		V _S = ±8V	R _L = 1k	•	-6.1	-6.7		
		$V_{REF} = -3V$	$R_L = 100\Omega$	•	-6.0	-6.5	1 744	
GE	Gain Error	$V_0 = \pm 3V, R_L =$	1k	•		1.0	5.0	%
Is	Supply Current			•		35	43	mA

ELECTRICAL CHARACTERISTICS

 $V_S+=\pm 5V$, $V_{REF}=0V$, Null pins 1 and 8 open circuit, $0^{\circ}C \leq T_A \leq 70^{\circ}C$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	completions		MIN	LT1194 TYP	C MAX	UNITS
Vos	Input Offset Voltage	(8 50)	3V Stept 0.1%, 484	•		1.0	7.0	mV
$\Delta V_{OS}/\Delta T$	Input V _{OS} Drift	1	etolii (1802 Mote	•		6.0		μV/°C
los	Input Offset Current		H ₁ = 15042 (Note	•		0.2	3.5	μА
IB	Input Bias Current					±0.5	±4.0	μА
	Input Voltage Range				-2.5		+3.5	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = -2.5V \text{ to}$	+3.5V		60	80	ign a construct	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.375V t$	o ±5.0V		60	80	S. W. S. T. S. T.	dB
V _{LIM}	Output Voltage Limit	$V_i = \pm 0.5 V, V_C =$	= +2V, (Note 3)	•		±20	±130	mV
V _{OUT}	Output Voltage Swing	$V_S = \pm 8V$	R _L = 1k	•	+6.2	+6.9	man 1	V
	2.0 8.0	$V_{REF} = +3V$	$R_L = 100\Omega$	•	+6.1	+6.7		201
	0.2 3.0	$V_S = \pm 8V$	R _L = 1k	•	-6.4	-7.2) Lings	300
	0.8+ 2.0+	$V_{REF} = -3V$	$R_L = 100\Omega$		-6.2	-6.6	Toron	300
GE	Gain Error	$V_0 = \pm 3V, R_L =$	1k		igrina	1.0	4.0	%
Is	Supply Current	VE S	action to see the	•	normala?	35	43	mA

The lacktriangle denotes the specifications which apply over the full operating temperature range.

Note 1: A heat sink is required to keep the junction temperature below absolute maximum when the output is shorted.

Note 2: There are two limitations on signal swing. Output swing is limited by clipping or saturation in the output stage. Input swing is controlled by an adjustable input limiting function. On $V_S = \pm 5V$, the overload characteristic is output limiting, but on $\pm 8V$ the overload characteristic is input limiting. V_{OMAX} is measured with the null pins open circuit.

Note 3: Output amplitude is reduced by the input limiting function. The input limiting function occurs when the null pins, 1 and 8, are tied together and raised to a potential 0.3V or more above the negative supply.

Note 4: Slew rate is measured between $\pm 1V$ on the output, with a $\pm 0.3V$ input step.

Note 5: Full power bandwidth is calculated from the slew rate measurement: FPBW = SR/ 2π Vp.

Note 6: Settling time measurement techniques are shown in "Take the Guesswork Out of Settling Time Measurements," EDN, September 19, 1985.

Note 7: NTSC (3.58MHz).

Note 8: AC parameters are 100% tested on the ceramic and plastic DIP packaged parts (J and N suffix) and are sample tested on every lot of the SO packaged part (S suffix).

Optional Offset Nulling Circuit




INPUT OFFSET VOLTAGE CAN BE ADJUSTED OVER A $\pm 250 mV$ RANGE WITH A $1 k\Omega$ TO $10 k\Omega$ POTENTIOMETER




Input Limiting Connection


(NOTE 3)


Input Limiting with Offset Nulling





(NOTE 3)



























Gain, Phase vs Frequency














TYPICAL PERFORMANCE CHARACTERISTICS TO THE PERFORMANCE CHARACTERISTICS THE PERFORMANCE CHARACTERISTICS TO THE PERFORMANCE



























9

TYPICAL PERFORMANCE CHARACTERISTICS




Common Mode Rejection




5MHz SINE WAVE RECOVERED FROM COMMON MODE NOISE

Small Signal Transient Response




RISE TIME = 10.8ns, PROPAGATION DELAY = 6ns

Large Signal Transient Response



 $R_{IL} = 150\Omega$, + $SR = 430V/\mu s$, $-SR = 500V/\mu s$


The LT1194 is a video difference amplifier with a fixed gain of 10 (20dB). The amplifier has two uncommitted high input impedance (+) and (–) inputs which can be used either differentially or single-ended. The LT1194 includes a Limiting feature which allows the amplifier to reduce its output as a function of DC voltage on the BAL/V $_{\rm C}$ pins. The Limiting feature uses input differential pair limiting to prevent overload in subsequent stages. This technique allows extremely fast limiting action.



Power Supply Bypassing

The LT1194 is quite tolerant of power supply bypassing. In some applications a $0.1\mu F$ ceramic disc capacitor placed 1/2 inch from the amplifier is all that is required. A scope photo of the amplifier output with no supply bypassing is used to demonstrate this bypassing tolerance, $R_L=1k\Omega$.


No Supply Bypass



IN DEMO BOARD, $R_L = 1k\Omega$

In many applications, and those requiring good settling time, it is important to use multiple bypass capacitors. A 0.1 μ F ceramic disc in parallel with a 4.7 μ F tantalum is recommended. Two oscilloscope photos with different bypass conditions are used to illustrate the settling time characteristics of the amplifier. Note that although the output waveform looks acceptable at 1V/div, when amplified to 10mV/div the settling time to 10mV is 200ns. The time drops to 162ns with multiple bypass capacitors, and does not exhibit the characteristic power supply ringing.


Settling Time Poor Bypass



SETTLING TIME TO 10mV, SUPPLY BYPASS CAPACITORS = 0.1uF

LT1194 • TA08

Settling Time Good Bypass



SETTLING TIME TO 10mV, SUPPLY BYPASS CAPACITORS = $0.1\mu\text{F} + 4.7\mu\text{F}$ TANTALUM


LT1194 • TA09

Cable Terminations


The LT1194 video difference amplifier has been optimized as a low cost cable driver. The $\pm 50\text{mA}$ guaranteed output current enables the LT1194 to easily deliver 7.5Vp-p into $100\Omega,$ while operating on $\pm 5\text{V}$ supplies, or 2.6Vp-p on a single 5V supply.

When driving a cable it is important to terminate the cable to avoid unwanted reflections. This can be done in one of two ways: single termination or double termination. With single termination, the cable must be terminated at the receiving end (75Ω to ground) to absorb unwanted energy. The best performance can be obtained by double termination (75Ω in series with the output of the amplifier, and 75Ω to ground at the other end of the cable). This termination is preferred because reflected energy is absorbed at each end of the cable. When using the double termination technique it is important to note that the signal is attenuated by a factor of 2, or 6dB. For a cable driver with a gain of +5 (LT1194 gain of +10), the -3dB bandwidth is over 30MHz with no peaking.

Double Terminated Cable Driver



Voltage Gain vs Frequency




A Voltage Controlled Current Source

The LT1194 can be used to make a fast, precise, voltage controlled current source. The LT1194 high speed differential amplifier senses the current delivered to the load. The input signal V_{IN} , applied to the (+) input of the LT1191, will appear at the (-) input if the feedback loop is properly closed. In steady state the input signal appears at the output of the LT1194, and 1/10 of this signal is applied across the sense resistor. Thus the output current is simply:


 $I_0 = \frac{V_{IN}}{R \times 10}$

The compensation capacitor C_C forces the LT1191 to be the dominate pole for the loop, while the LT1194 is fast enough to be transparent in the feedback path. The ratio of the load resistor to the sense resistor should be approximately 10:1 or greater for easy compensation. For the example shown the load resistor is 100Ω , the sense resistor is 5.1Ω , and various loop compensation capacitors cause the output to exhibit an underdamped, critically, and overdamped response.

Voltage Controlled Current Source




Output Current Response



COMPENSATION CAPACITORS

Differential Video Loop Thru Amplifier for Power Down Applications (1997)




Murphy Circuits

There are several precautions the user should take when using the LT1194 in order to realize its full capability. Although the LT1194 can drive a 50pF capacitive load, isolating the capacitance with 10Ω can be helpful. Precautions primarily have to do with driving large capacitive loads.

Other precautions include:


- 1. Use a ground plane (see Design Note 50, High Frequency Amplifier Evaluation Board).
- 2. Do not use high source impedances. The input capacitance of 2pF, and $R_S = 10k\Omega$, for instance, will give an 8MHz -3dB bandwidth.
- 3. PC board socket may reduce stability.

Driving Capacitive Load




LT1194 IN DEMO BOARD, C_L = 50pF

Driving Capacitive Load




LT1194 IN DEMO BOARD, C₁ = 50pF WITH 100 ISOLATING RESISTOR

Murphy Circuits




An Unterminated Cable Is a Large Capacitive Load



A 1X Scope Probe Is a Large Capacitive Load

SIMPLIFIED SCHEMATIC





Low Power High Speed Operational Amplifier

FEATURES

- 1mA Supply Current
- 50V/us Slew Rate
- 11MHz Gain Bandwidth
- Unity Gain Stable
- 430ns Settling Time to 0.1%, 10V Step
- 6V/mV DC Gain, $R_1 = 2k\Omega$
- 1mV Maximum Input Offset Voltage
- 50nA Input Offset Current
- 500nA Input Bias Current
- ±12V Minimum Output Swing into 2kΩ
- Wide Supply Range ±2.5V to ±15V
- Drives All Capacitive Loads

APPLICATIONS

- Wideband Amplifiers
- Buffers
- Active Filters
- Data Acquisition Systems


DESCRIPTION

The LT1200 is a low power high speed operational amplifier with excellent DC performance. The LT1200 features much lower supply current than devices with comparable bandwidth and slew rate. The circuit is a single gain stage with outstanding settling characteristics. The fast settling time makes the circuit an ideal choice for data acquisition systems. The output is capable of driving a $2k\Omega$ load to $\pm 12V$ with $\pm 15V$ supplies and a 500Ω load to $\pm 3V$ on $\pm 5V$ supplies. The circuit is also capable of driving large capacitive loads which makes it useful in buffer or cable driver applications.


The LT1200 is a member of a family of fast, high performance amplifiers that employ Linear Technology Corporation's advanced bipolar complementary processing.

TYPICAL APPLICATION

DAC Current to Voltage Converter



Inverter Pulse Response




2

ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage (V+ to V-)	36V
Differential Input Voltage	
Input Voltage	
Output Short Circuit Duration (Note 1)	Indefinite
Operating Temperature Range	
LT1200C	0°C to 70°C
Maximum Junction Temperature	
Plastic Package	
Storage Temperature Range	
Lead Temperature (Soldering, 10 sec.)	300°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$, $T_A = 25^{\circ}C$, $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Vos	Input Offset Voltage	(Note 2)		0.5	1.0	mV
los	Input Offset Current	300 0 50 0 50 0	enter trovers	50	100	nA
I _B	Input Bias Current	0.000		0.5	1.0	μА
e _n	Input Noise Voltage	f = 10kHz		30	W. Children	nV/√Hz
in	Input Noise Current	f = 10kHz	randa krysk	0.7	Supplied to the Control	pA/√Hz
R _{IN}	Input Resistance	V _{CM} = ±12V	48	90	a Impia	MΩ
	Input Resistance	Differential		500		kΩ
C _{IN}	Input Capacitance	greditule	B)	2	DISHRHAT	pF
Man and a second	Input Voltage Range+	(\$ 450 K) (\$ 100	12	14	Sosulo moni-	V
DRIVIN T	Input Voltage Range ⁻			-13	-12	V
CMRR	Common Mode Rejection Ratio	V _{CM} = ±12V	80	100	Stell Chemi	dB
PSRR	Power Supply Rejection Ratio	V _S = ±5V to ±15V	80	90	O self Box C	dB
A _{VOL}	Large Signal Voltage Gain	$V_{OUT} = \pm 10V$, $R_L = 5k\Omega$ $V_{OUT} = \pm 10V$, $R_L = 2k\Omega$	4 3	8 6	Common Ma	V/mV V/mV
V _{OUT}	Output Swing	$R_L = 2k\Omega$	12.0	13.8	Charles Inches	±V
lout	Output Current	V _{OUT} = ±12V	6	12	maker of any	mA
SR	Slew Rate	$A_{VCL} = -2$, (Note 3)	30	50		V/µs
WHITE THE	Full Power Bandwidth	10V Peak, (Note 4)		0.8		MHz
GBW	Gain Bandwidth	f = 0.1MHz	SV V	11	reme soppets	MHz
t _r , t _f	Rise Time, Fall Time	A _{VCL} = +1, 10% to 90%, 0.1V	ey I	18	Durant Came	ns
Am	Overshoot	A _{VCL} = +1, 0.1V	SA III	25		%
SUNA	Propagation Delay	50% V _{IN} to 50% V _{OUT}	ey T	18	State Walte	ns
t _s	Settling Time	10V Step, 0.1%		430		ns
R ₀	Output Resistance	A _{VCL} = +1, f = 0.1MHz	C.L.	1.1	muo pagios	Ω
Is	Supply Current	latometrico del Sensoral	nothruj sm q	sed of farings	1.4	mA

ELECTRICAL CHARACTERISTICS $V_S = \pm 5V$, $T_A = 25^{\circ}C$, $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	(Note 2)		1.0	3.0	mV
I _{0S}	Input Offset Current	m sV+		50	100	nA
I _B 8140	Input Bias Current	ofinitabel attribute	(Fath	0.5	1.0	μΑ
820	Input Voltage Range ⁺	7. 14-	2.5	4	enult are 1	on V
	Input Voltage Range	12 W 9 9 7 8 6 1 3 1 3 1 3 1 3 1 3 1 3 1 3 1 3 1 3 1		-3	-2.5	V
CMRR	Common Mode Rejection Ratio	V _{CM} = ±2.5V	80	100	naT ne eur	dB
A _{VOL}	Large Signal Voltage Gain	V_{OUT} = ±2.5V, R_L = 2k Ω V_{OUT} = ±2.5V, R_L = 1k Ω	2.5 2.0	5 4	Pactoge	V/mV V/mV
V _{OUT}	Output Voltage	$R_L = 500\Omega$	3.0	4.0	In D. I marrie at	±V
lout	Output Current	$V_{OUT} = \pm 3V$	6	12	Mary In Walter	mA
SR	Slew Rate	A _{VCL} = -2, (Note 3)	20	33	NAME OF TAXABLE PARTY.	V/µs
	Full Power Bandwidth	3V Peak, (Note 4)		1.7		MHz
GBW	Gain Bandwidth	f = 0.1MHz	HCHIST.	8.5	W JANU	MHz
t _r , t _f	Rise Time, Fall Time	A _{VCL} = +1, 10%-90%, 0.1V	-	23	70 100000000000000000000000000000000000	ns
CHIND	Overshoot	A _{VCL} = +1, 0.1V		20	Durania	%
100	Propagation Delay	50% V _{IN} to 50% V _{OUT}		23		ns
ts	Settling Time	-2.5V to 2.5V, 0.1%	-	300	7.7.7.0	ns
Is	Supply Current			- 1	1.4	mA

ELECTRICAL CHARACTERISTICS $0^{\circ}C \leq T_{A} \leq 70^{\circ}C$, $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	$V_S = \pm 15V$, (Note 2) $V_S = \pm 5V$, (Note 2)	*60A	0.5 1.0	2.0 3.5	mV mV
	Input V _{OS} Drift		890	11		μV/°C
los	Input Offset Current	$V_S = \pm 15V$ and $V_S = \pm 5V$	and horizolati	50	150	nA
IB	Input Bias Current	$V_S = \pm 15V$ and $V_S = \pm 5V$	oriSH mormage	0.5	1.2	μА
CMRR	Common Mode Rejection Ratio	$V_S = \pm 15V$, $V_{CM} = \pm 12V$; $V_S = \pm 5V$, $V_{CM} = \pm 2.5V$	80	100	¥ -	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 5V$ to $\pm 15V$	80	90		dB
A _{VOL}	Large Signal Voltage Gain	$\begin{array}{l} V_S = \pm 15 V, V_{OUT} = \pm 10 V, R_L = 5 k \Omega \\ V_S = \pm 15 V, V_{OUT} = \pm 10 V, R_L = 2 k \Omega \\ V_S = \pm 5 V, V_{OUT} = \pm 2.5 V, R_L = 2 k \Omega \\ V_S = \pm 5 V, V_{OUT} = \pm 2.5 V, R_L = 1 k \Omega \end{array}$	3.5 8 2.5 6 2.0 5 1.6 4			V/mV V/mV V/mV V/mV
V _{OUT}	Output Swing	$V_S = \pm 15V$, $R_L = 2k\Omega$ $V_S = \pm 5V$, $R_L = 500\Omega$	12.0 3.0	13.8 4.0	7(1)	±V ±V
lout	Output Current	$V_S = \pm 15V$, $V_{OUT} = \pm 12V$ $V_S = \pm 5V$, $V_{OUT} = \pm 3V$	6	12 12	INT T	mA mA
SR	Slew Rate	$V_S = \pm 15V$, $A_{VCL} = -2$, (Note 3) $V_S = \pm 5V$, $A_{VCL} = -2$, (Note 3)	27 18	50 33	lin	V/ms V/ms
Is	Supply Current	$V_S = \pm 15V$ and $V_S = \pm 5V$	-	- 1	1.6	mA


Note 1: A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.


Note 2: Input offset voltage is tested with automated test equipment in <1 second.


Note 3: Slew rate is measured in a gain of -2 between $\pm 10V$ on the output with $\pm 6V$ on the input for $\pm 15V$ supplies and $\pm 2V$ on the output with $\pm 1.75V$ on the input for $\pm 5V$ supplies.


Note 4: Full power bandwidth is calculated from the slew rate measurement: FPBW = SR/2 π Vp.


TYPICAL PERFORMANCE CHARACTERISTICS



















































APPLICATIONS INFORMATION

The LT1200 may be inserted directly into many applications, provided that the nulling circuitry is removed. The suggested nulling circuit for the LT1200 is shown below.

Offset Nulling



Layout and Passive Components


As with any high speed operational amplifier, care must be taken in board layout in order to obtain maximum performance. Key layout issues include: use of a ground plane, minimization of stray capacitance at the input pins, short lead lengths, RF-quality bypass capacitors located close to the device (typically 0.01µF to 0.1µF), and use of low ESR bypass capacitors for high drive current applications (typically 1µF to 10µF tantalum). Sockets should be avoided when maximum frequency performance is required, although low-profile sockets can provide reasonable performance up to 50MHz. For more details see Design Note 50. The parallel combination of the feedback resistor and gain setting resistor on the inverting input combine with the input capacitance to form a pole which can cause peaking. If feedback resistors greater than $5k\Omega$ are used, a parallel capacitor of value:


$$C_F \ge R_G \times \frac{C_{IN}}{R_F}$$

should be used to cancel the input pole and optimize dynamic performance. For unity gain applications where a large feedback resistor is used, C_F should be greater than or equal to C_{IN} .

Capacitive Loading

The LT1200 is stable with all capacitive loads. This is accomplished by sensing the load induced output pole and adding compensation at the amplifier gain node. As the capacitive load increases both the bandwidth and phase margin decrease so there will be peaking in the frequency domain and in the transient response. The photo of the small signal response with 1000pF load shows 50% peaking. The large signal response with a 10,000pF load shows the output slew rate being limited by the short-circuit current.





DAC Current to Voltage Converter

The wide bandwidth, high slew rate and fast settling time of the LT1200 make it well suited for current to voltage conversion after current output D/A converters. A typical application is shown on page one with a DAC-08 type converter with a full-scale output of 2mA. A compensation capacitor is used across the feedback resistor to null the pole at the inverting input caused by the DAC output capacitance. The combination of the LT1200 and DAC settles to 40mV in 550ns for a 10V to 0V step and 450ns for a 0V to 10V step.

Input Considerations

Resistors in series with the inputs are recommended for the LT1200 in applications where the differential input voltage exceeds $\pm 6\text{V}$ continuously or on a transient basis. An example would be in noninverting configurations with high input slew rates or when driving heavy capacitive loads. The use of balanced source resistance at each input is recommended for applications where DC accuracy must be maximized.


APPLICATIONS INFORMATION

Transient Response

The LT1200 gain bandwidth is 11MHz when measured at 100kHz. The actual frequency response in unity gain is considerably higher than 11MHz due to peaking caused by a second pole beyond the unity gain crossover. This is reflected in the 45° phase margin and shows up as overshoot in the unity gain small signal transient response. Higher noise gain configurations exhibit less overshoot as seen in the inverting gain of one response.

Small Signal, A_V = +1







The large signal reponse in both inverting and noninverting gain shows symmetrical slewing characteristics. Normally the noninverting response has a much faster rising edge due to the rapid change in input common mode voltage which affects the tail current of the input differential pair. Slew enhancement circuitry has been added to the LT1200 so that the falling edge slew rate is enhanced which balances the noninverting slew rate.

The large signal, unity gain response shows the characteristic noninverting response of an op amp with an input slew rate much faster than that of the amplifier. In this case the input is slewing at greater than $1000V/\mu s$.

Large Signal, A_V = +1

Large Signal, $A_V = -1$






Low Voltage Operation


The LT1200 is functional at room temperature with only 3V of total supply voltage. Under this condition, however, the undistorted output swing is only $0.8V_{P-P}$. A more realistic condition is operation at $\pm 2.5V$ supplies (or 5V and ground). Under these conditions at room temperature the typical input common mode range is $\pm 2.2V$ to $\pm 1.5V$, and a $\pm 1.5V$ total supply voltage the gain bandwidth is reduced to $\pm 1.5V$ and the slew rate is reduced to $\pm 1.5V$ and the slew rate is reduced to $\pm 1.5V$ and $\pm 1.5V$ and the slew rate is reduced to $\pm 1.5V$ and $\pm 1.5V$ and $\pm 1.5V$ and $\pm 1.5V$ total supply voltage the gain bandwidth is reduced to $\pm 1.5V$ and $\pm 1.5V$ a

TYPICAL APPLICATIONS


100kHz, 2nd Order Butterworth Filter



Two Op Amp Instrumentation Amplifier



SIMPLIFIED SCHEMATIC



LINEAR



Low Power 10MHz Current Feedback Amplifier

FEATURES

- 1mA Quiescent Current
- 50mA Output Current (Minimum)
- 10MHz Bandwidth
- 500V/us Slew Rate
- 280ns Settling Time to 0.1%
- Wide Supply Range, ±5V to ±15V
- 1mV Input Offset Voltage
- 100nA Input Bias Current
- 100MΩ Input Resistance

APPLICATIONS

- Video Amplifiers
- Buffers
- IF and RF Amplification
- Cable Drivers
- 8, 10, 12-Bit Data Acquisition Systems

DESCRIPTION


The LT1217 is a 10MHz current feedback amplifier with DC characteristics better than many voltage feedback amplifiers. This versatile amplifier is fast, 280ns settling to 0.1% for a 10V step thanks to its $500V/\mu s$ slew rate. The LT1217 is manufactured on Linear Technology's proprietary complementary bipolar process resulting in a low 1mA quiescent current. To reduce power dissipation further, the LT1217 can be turned off, eliminating the load current and dropping the supply current to $350\mu A$.

The LT1217 is excellent for driving cables and other low impedance loads thanks to a minimum output drive current of 50mA. Operating on any supplies from ± 5 V to ± 15 V allows the LT1217 to be used in almost any system. Like other current feedback amplifiers, the LT1217 has high gain bandwidth at high gains. The bandwidth is over 1MHz at a gain of 100.


The LT1217 comes in the industry standard pinout and can upgrade the performance of many older products.

TYPICAL APPLICATION

Cable Driver



Voltage Gain vs Frequency



ABSOLUTE MAXIMUM RATINGS PACKAGE/ORDER INFORMATION

Supply Voltage	±18V
Input Current	
Input Voltage Equ	al to Supply Voltage
Output Short Circuit Duration (Note	
Operating Temperature Range	0°C to 70°C
Storage Temperature Range	
Junction Temperature	150°C
Lead Temperature (Soldering, 10 se	c.)300°C

TOP VIEW NULL 1 8 SHUTDOWN	ORDER PART NUMBER
-IN 2 7 V+ +IN 3 6 OUT V- 4 5 NULL	LT1217CN8 LT1217CS8
N8 PACKAGE S8 PACKAGE	S8 PART MARKING
8-LEAD PLASTIC DIP 8-LEAD PLASTIC SOIC	1217

ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$, $T_A = 0^{\circ}C$ to $70^{\circ}C$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Vos	Input Offset Voltage	V _{CM} = 0V	•		±1	±3	mV
I _{IN+}	Non-Inverting Input Current	V _{CM} = 0V	•		±100	±500	nA
I _{IN} _	Inverting Input Current	V _{CM} = 0V	•		±100	±500	nA
en	Input Noise Voltage Density	$f = 1 \text{kHz}, R_F = 1 \text{k}, R_G = 10 \Omega$		8V 985	6.5	ilsə sesti	nV/√Hz
in	Input Noise Current Density	$f = 1kHz$, $R_F = 1k$, $R_G = 10\Omega$		Dh0	0.7		pA∕√Hz
RIN	Input Resistance	V _{IN} = ±10V	•	20	100	BANT	MΩ
CIN	Input Capacitance	80 08			1.5		pF
	Input Voltage Range	125 2 2 14		±10	±12		V
CMRR	Common Mode Rejection Ratio	V _{CM} = ±10V		60	66		dB
- AS = 371	Inverting Input Current Common Mode Rejection	V _{CM} = ±10V	•		5	20	nA/V
PSRR	Power Supply Rejection Ratio	V _S = ±4.5V to ±18V	•	68	76		dB
THE SERVE	Non-Inverting Input Current Power Supply Rejection	V _S = ±4.5V to ±18V			2	20	nA/V
	Inverting Input Current Power Supply Rejection	V _S = ±4.5V to ±18V	•		10	50	nA/V
Av	Large Signal Voltage Gain	$R_{LOAD} = 2k$, $V_{OUT} = \pm 10V$ $R_{LOAD} = 400\Omega$, $V_{OUT} = \pm 10V$	•	90 70	105	A5 = 45 7.0	dB dB
R _{OL}	Transresistance, $\Delta V_{OUT}/\Delta I_{IN-}$	$R_{LOAD} = 2k$, $V_{OUT} = \pm 10V$ $R_{LOAD} = 400\Omega$, $V_{OUT} = \pm 10V$		5 1.5	45	ERR)	MΩ MΩ
V _{OUT}	Output Swing	$R_{LOAD} = 2k$ $R_{LOAD} = 200\Omega$	•	±12 ±10	±13	nisii susii	V
lout	Output Current	$R_{LOAD} = 0\Omega$		50	100	уаньира	mA
SR	Slew Rate (Note 2, 3)	R _F = 3k, R _G = 3k	•	100	500	133419	V/µs
BW	Bandwidth	$R_F = 3k, R_G = 3k, V_{OUT} = 100mV$		1	10		MHz
t _r	Rise Time, Fall Time (Note 3)	R _F = 3k, R _G = 3k, V _{OUT} = 1V	•		30	40	ns
t _{PD}	Propagation Delay	R _F = 3k, R _G = 3k, V _{OUT} = 1V	1		25		ns
	Overshoot	R _F = 3k, R _G = 3k, V _{OUT} = 1V			5		%
t _s	Settling Time, 0.1%	$R_F = 3k, R_G = 3k, V_{OUT} = 10V$	T Mile	11-1	280		ns
Is	Supply Current	V _{IN} = 0V	•	11/	1	2	mA
	Supply Current, Shutdown	Pin 8 Current = 50μA	•	117	350	1000	μА
						and the same of th	


The • denotes specifications which apply over the operating temperature


Note 1: A heat sink may be required.


Note 2: Non-Inverting operation, $V_{OUT} = \pm 10V$, measured at $\pm 5V$. Note 3: AC parameters are 100% tested on the plastic DIP packaged parts (N suffix), and are sample tested on every lot of the SO packaged parts (S suffix).





TYPICAL PERFORMANCE CHARACTERISTICS




























TYPICAL PERFORMANCE CHARACTERISTICS


























TYPICAL PERFORMANCE CHARACTERISTICS







APPLICATIONS INFORMATION

Current Feedback Basics

The small signal bandwidth of the LT1217, like all current feedback amplifiers, isn't a straight inverse function of the closed loop gain. This is because the feedback resistors determine the amount of current driving the amplifier's internal compensation capacitor. In fact, the amplifier's feedback resistor (R_{F}) from output to inverting input works with internal junction capacitances of the LT1217 to set the closed loop bandwidth.

Even though the gain set resistor (R_G) from inverting input to ground works with R_F to set the voltage gain just like it does in a voltage feedback op amp, the closed loop bandwidth does not change. This is because the equivalent gain bandwidth product of the current feedback amplifier is set by the Thevenin equivalent resistance at the inverting input and the internal compensation capacitor. By keeping R_F constant and changing the gain with R_G , the Thevenin resistance changes by the same amount as the change in gain. As a result, the net closed loop bandwidth of the LT1217 remains the same for various closed loop gains.

The curve on the first page shows the LT1217 voltage gain versus frequency while driving $100\Omega,$ for five gain settings from 1 to 100. The feedback resistor is a constant 3k and the gain resistor is varied from infinity to $30\Omega.$ Second order effects reduce the bandwidth somewhat at the higher gain settings.

Feedback Resistor Selection

The small signal bandwidth of the LT1217 is set by the external feedback resistors and the internal junction capacitors. As a result, the bandwidth is a function of the supply voltage, the value of the feedback resistor, the closed loop gain and load resistor. The characteristic curves of bandwidth versus supply voltage are done with a heavy load (100Ω) and a light load ($1k\Omega$) to show the effect of loading. These graphs also show the family of curves that result from various values of the feedback resistor. These curves use a solid line when the response has less than 0.5dB of peaking and a dashed line when the response has 0.5dB to 5dB of peaking. The curves stop where the response has more than 5dB of peaking.

At a gain of two, on $\pm 15 \text{V}$ supplies with a $3 \text{k}\Omega$ feedback resistor, the bandwidth into a light load is 13.5 MHz with a little peaking, but into a heavy load the bandwidth is 10 MHz with no peaking. At very high closed loop gains, the bandwidth is limited by the gain bandwidth product of about 100 MHz. The curves show that the bandwidth at a closed loop gain of 100 is about 1 MHz.


Capacitance on the Inverting Input

Current feedback amplifiers want resistive feedback from the output to the inverting input for stable operation. Take


APPLICATIONS INFORMATION

care to minimize the stray capacitance between the output and the inverting input. Capacitance on the inverting input to ground will cause peaking in the frequency response (and overshoot in the transient response), but it does not degrade the stability of the amplifier. The amount of capacitance that is necessary to cause peaking is a function of the closed loop gain taken.

The higher the gain, the more capacitance is required to cause peaking. We can add capacitance from the inverting input to ground to increase the bandwidth in high gain applications. For example, in this gain of 100 application, the bandwidth can be increased from 1MHz to 2MHz by adding a 2200pF capacitor.



Boosting Bandwidth of High Gain Amplifier with Capacitance on Inverting Input



Capacitive Loads

The LT1217 can be isolated from capacitive loads with a small resistor (10Ω to 20Ω) or it can drive the capacitive load directly if the feedback resistor is increased. Both techniques lower the amplifier's bandwidth about the

same amount. The advantage of resistive isolation is that the bandwidth is only reduced when the capacitive load is present. The disadvantage of resistor isolation is that resistive loading causes gain errors. Because the DC accuracy is not degraded with resistive loading, the desired way of driving capacitive loads, such as flash converters, is to increase the feedback resistor. The Maximum Capacitive Load versus Feedback Resistor curve shows the value of feedback resistor and capacitive load that gives 5dB of peaking. For less peaking, use a larger feedback resistor.

Power Supplies

The LT1217 may be operated with single or split supplies as low as $\pm 4.5 V$ (9V total) to as high as $\pm 18 V$ (36V total). It is not necessary to use equal value split supplies, however, the offset voltage will degrade about $350\mu V$ per volt of mismatch. The internal compensation capacitor decreases with increasing supply voltage. The -3dB Bandwidth versus Supply Voltage curves show how this affects the bandwidth for various feedback resistors. Generally, the bandwidth at $\pm 5 V$ supplies is about half the value it is at $\pm 15 V$ supplies for a given feedback resistor.

The LT1217 is very stable even with minimal supply bypassing, however, the transient response will suffer if the supply rings. It is recommended for good slew rate and settling time that $4.7\mu F$ tantalum capacitors be placed within 0.5 inches of the supply pins.

Input Range

The non-inverting input of the LT1217 looks like a $100M\Omega$ resistor in parallel with a 3pF capacitor until the common mode range is exceeded. The input impedance drops somewhat and the input current rises to about $10\mu A$ when the input comes too close to the supplies. Eventually, when the input exceeds the supply by one diode drop, the base collector junction of the input transistor forward biases and the input current rises dramatically. The input current should be limited to 10mA when exceeding the supplies. The amplifier will recover quickly when the input is returned to its normal common mode range unless the input was over 500mV beyond the supplies, then it will take an extra 100ns.

APPLICATIONS INFORMATION

Offset Adjust

Output offset voltage is equal to the input offset voltage times the gain plus the inverting input bias current times the feedback resistor. The LT1217 output offset voltage can be nulled by pulling approximately $30\mu\text{A}$ from pin 1 or 5. The easy way to do this is to use a $100k\Omega$ pot between pin 1 and 5 with a $430k\Omega$ resistor from the wiper to ground for 15V supply applications. Use a 110k resistor when operating on a 5V supply.

Shutdown

Pin 8 activates a shutdown control function. Pulling more than $50\mu A$ from pin 8 drops the supply current to less than $350\mu A$, and puts the output into a high impedance state. The easy way to force shutdown is to ground pin 8, using an open collector (drain) logic stage. An internal resistor limits current, allowing direct interfacing with no additional parts. When pin 8 is open, the LT1217 operates normally.


Slew Rate

The slew rate of a current feedback amplifier is not independent of the amplifier gain configuration the way it is in a traditional op amp. This is because the input stage and the output stage both have slew rate limitations. Inverting amplifiers do not slew the input and are therefore limited only by the output stage. High gain, non-inverting amplifiers are similar. The input stage slew rate of the LT1217 is about $50V/\mu s$ before it becomes non-linear and is enhanced by the normally reverse biased emitters on the input transistors. The output slew rate depends on the size of the feedback resistors. The output slew rate is about $850V/\mu s$ with a 3k feedback resistor and drops proportionally for larger values. The photos show the LT1217 with a 20V peak-to-peak output swing for three different gain configurations.

Settling Time Ismanb seen freque bugnied bas seed


The characteristic curves show that the LT1217 settles to within 10mV of final value in less than 300ns for any output step up to 10V. Settling to 1mV of final value takes less than 500ns.

Large Signal Response, $A_V = 2$, $R_F = R_G = 3k$, Slew Rate $\approx 500V/\mu s$




LT1217 • TA05

Large Signal Response, $A_V = -2$, $R_F = 3k$, $R_G = 1.5k$, Slew Rate $\simeq 850V/\mu s$




LT1217 • TA

Large Signal Response, A_V = 10, R_F = 3k, R_G = 330 Ω , Slew Rate \simeq 150V/ μ s



LT1217 • TA0

SIMPLIFIED SCHEMATIC



6



Very High Speed Operational Amplifier

FEATURES

- 45MHz Gain Bandwidth
- 250V/µs Slew Rate
- 20,000 Minimum DC Gain
- 1mV Maximum Input Offset Voltage
- 300nA Maximum Input Bias Current
- 300nA Maximum Input Offset Current
- 90ns Settling Time to 0.1%
- Drives All Capacitive Loads

APPLICATIONS


- Wideband Amplifiers
- Buffers
- Active Filters
- Video and RF Amplification
- Cable Drivers
- 8, 10,12-Bit Data Acquisition Systems

DESCRIPTION


The LT1220 is a very high speed operational amplifier with superior DC performance. The LT1220 features reduced input offset voltage, lower input bias currents, and higher gain than devices with comparable bandwidth and slew rate. The circuit is a single gain stage that includes proprietary DC gain enhancement circuitry to obtain precision with high speed. The high gain and fast settling time make the circuit an ideal choice for data acquisition systems. The circuit is also capable of driving large capacitive loads which makes it useful in buffer or cable driver applications. This is the first of a family of fast, high performance amplifiers that employ Linear Technology Corporation's advanced bipolar complementary processing. For gains of four or greater the decompensated LT1221 can be used for greater bandwidth. Likewise, for gains of 10 or greater the LT1222 can be used.

TYPICAL APPLICATION

2nd Order Low Pass Filter f₀ = 700kHz




Inverter Pulse Response



LTC1220 • TA

ABSOLUTE MAXIMUM RATINGS PACKAGE/ORDER INFORMATION

Total Supply Voltage (V+ to V-)	36V
Differential Input Current	
Input Voltage	± V _S
Output Short Circuit Duration (Note 1)	Indefinite
Operating Temperature Range	
LT1220C	0°C to 70°C
Maximum Junction Temperature	150°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 sec.)	300°C



ELECTRICAL CHARACTERISTICS $V_S = \pm 15 V$, $T_A = 25^{\circ}C$, $R_L = 1 k \Omega$, $V_{CM} = 0 V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Vos	Input Offset Voltage	(Note 2)	nquips see ausm	0.5	1.0	mV
I _{OS}	Input Offset Current	Hemania - and te anion		100	300	nA
IB	Input Bias Current			100	300	nA
en	Input Noise Voltage	f = 10kHz		17	da il dississi	nV/√Hz
in	Input Noise Current	f = 10kHz		3		pA/√Hz
R _{IN}	Input Resistance	$V_{CM} = \pm 12V$	24	45	H PERF	MΩ
	Input Resistance	Differential		150		kΩ
CIN	Input Capacitance			2	shall sarring?	pF
	Input Voltage Range +	mely Compat w Sensity Voltage	12	14	egeffeV v	V Samuel
	Input Voltage Range –		700	-13	-12	DE V
CMRR	Common Mode Rejection Ratio	V _{CM} = ±12V	92	114	Vinc.	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 5V$ to $\pm 15V$	86	94		dB
A _{VOL}	Large Signal Voltage Gain	$V_{OUT} = \pm 10V, R_L = 500\Omega$	20	50	gl/a	V/mV
V _{OUT} +	Output Swing+	$R_L = 500\Omega$	12.0	13.0		V
V _{OUT} -	Output Swing-	$R_L = 500\Omega$	2	-13.0	-12.0	V
I _{OUT}	Output Current	V _{OUT} = ±12V	24	40	1/1	mA
SR	Slew Rate	$A_{VCL} = -2$, (Note 3)	200	250		V/µs
	Full Power Bandwidth	10V Peak, (Note 4)		4		MHz
GBW	Gain Bandwidth	f = 1MHz	- ax	45	62	MHz
t _r , t _f	Rise Time, Fall Time	A _{VCL} = +1, 10% to 90%, 0.1V		4		ns
endir - Marca	Overshoot	A _{VCL} = +1, 0.1V		25		%
	Propagation Delay	50% V _{IN} to 50% V _{OUT}		4		ns
ts	Settling Time	10V Step, 0.1%		90		ns
	Differential Gain	f = 3.58MHz		1.7		%
	Differential Phase	f = 3.58MHz		2.9		Deg.
R ₀	Output Resistance	A _{VCL} = +1, f = 1MHz		2.6		Ω
Is	Supply Current			8	10.5	mA

ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$, $0^{\circ}C \le T_A \le 70^{\circ}C$, $R_L = 1k\Omega$, $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	Viae	MIN	TYP	MAX	UNITS
Vos	Input Offset Voltage	(Note 2)	Amilia.	****	0.5	3.5	mV
F	Input V _{OS} Drift	Wild and	ALL COLUMN		20	011101111	μV/°C
I _{OS}	Input Offset Current	T F THM	eriorishn	11.4	100	400	nA
I _B	Input Bias Current	La sur	9.17.17.2.014		100	400	nA
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 12V$	arm et	92	114		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 5V$ to $\pm 15V$	150-0	86	94	rei I. rec. and	dB
A _{VOL}	Large Signal Voltage Gain	$V_{OUT} = \pm 10V$, $R_L = 500\Omega$	no debror	20	50	Samle and	V/mV
V _{OUT} +	Output Swing+	$R_L = 500\Omega$	2008	12.0	13.0	s state (Sole	V V
V _{OUT} -	Output Swing-	$R_L = 500\Omega$			-13.0	-12.0	V
lout	Output Current	$V_{OUT} = \pm 12V$		24	40		mA
SR	Slew Rate	$A_{VCL} = -2$, (Note 3)		180	250		V/µs
Is	Supply Current				8	11	mA


Note 1: A heat sink is required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.


Note 2: Input offset voltage is tested with automatic test equipment in <1 second.


Note 3: Slew rate is measured between $\pm 10V$ on the output with $\pm 6V$ on the input and a gain of -2.

Note 4: Full power bandwidth is calculated from the slew rate measurement: FPBW = $SR/2\pi Vp$.


TYPICAL PERFORMANCE CHARACTERISTICS











TYPICAL PERFORMANCE CHARACTERISTICS




























TYPICAL PERFORMANCE CHARACTERISTICS TO SOME MADE AND ADDRESS TO SOME THE PERFORMANCE CHARACTERISTICS THE PERFORMANCE CHARACTERISTICS THE PERFORMANCE CHARACTERISTICS TO SOME THE PERFORMANCE CHARACTERISTICS THE PERFO



























TYPICAL PERFORMANCE CHARACTERISTICS









2









Input Voltage Clamps, Pin 2 to 3

2mA

2V


LT1220-TPC28





APPLICATIONS INFORMATION

The LT1220 may be inserted directly into HA2505/15/25, HA2541, HA2544, AD841, AD847, and LM6361 applications, provided that the nulling circuitry is removed. The suggested nulling circuit for the LT1220 is shown below.




Layout and Passive Components

As with any high speed operational amplifier, care must be taken in board layout in order to obtain maximum performance. Key layout issues include: use of a ground plane, minimization of stray capacitance at the input pins, short lead lengths, RF-quality bypass capacitors located close to the device (typically 0.01µF to 0.1µF), and use of low ESR bypass capacitors for high drive current applications (typically 1µF to 10µF tantalum). Sockets should be avoided when maximum frequency performance is required, although low-profile sockets can provide reasonable performance up to 50MHz. For more details see Design Note 50. Feedback resistor values greater than $5k\Omega$ are not recommended because a pole is formed with the input capacitance which can cause peaking. If feedback resistors greater than $5k\Omega$ are used, a parallel capacitor of 5pF-10pF should be used to cancel the input pole and optimize dynamic performance.

Input Considerations

Bias current cancellation circuitry is employed on the inputs of the LT1220 so that the input bias current and input offset current have identical specifications. For this reason, matching the impedance on the inputs to reduce bias current errors is not needed. The input pins are protected by zener diode clamps which limit the maximum differential input voltage to about 6V. The effect of the clamps can be seen in high slew applications, especially in unity gain. For unity gain configurations, an optional series resistor to the non-inverting input can be used to reduce the differential input current. An example would be if the input were at +10V and the output unintentionally shorted to ground. For this case, a 160Ω series resistor would limit the input current to 25mA as the non-inverting input would be clamped at +6V.


Input Current Limiting



Capacitive Loading

The LT1220 is stable with all capacitive loads. This is accomplished by sensing the load-induced output pole and adding compensation at the amplifier gain node. As the capacitive load increases both the bandwidth and phase margin decrease. There will be peaking in the frequency response as shown in the curve of Frequency Response vs Capacitive Load. The small signal transient response will have more overshoot as shown in the photo of an inverter loaded with 1000pF. The output slew rate will be limited by the output short circuit current as seen in the photo of the large signal response of an inverter loaded with 10,000pF. The LT1220 can drive coaxial cable directly, but for best pulse fidelity the cable should be doubly terminated with a resistor in series with the output and also at the end of the cable.


Small Signal Capacitive Loading





APPLICATIONS INFORMATION

Large Signal Capacitive Loading




Settling Time

The LT1220 is a single gain stage topology and has outstanding settling characteristics. Settling time to 0.1% for a 10V step is straightforward to measure using a false sum node and an inverter configuration. Note that the voltage measured at the sum node is 1/2 the difference between the input and output voltage, so the false sum node must settle to 5mV for the output to be within 10mV. A photo showing the results of this method is shown in the typical performance curves.

The 0.01% settling time measurements were made with a fixture whose design was based on "Take the Guesswork Out of Settling Time Measurements," EDN, September 19, 1985. The LT1220 has an input referred settling tail of approximately 0.5mV with a time constant of 1 μ s for a 10V output step. Since an inverting gain of 1 has a noise gain of 2, the settling time to 1mV at the output is therefore longer than for a unity gain configuration. This is reflected in the settling time curves.

0.1% Settling Time Measurement




DAC Current to Voltage Amplifier


The high gain, low offset voltage, low input bias current, and fast settling of the LT1220 make it particularly useful

as an I to V converter for current output DACs. A typical application is shown wth an AD565, 12-bit, 2mA full-scale output current DAC. The $5k\Omega$ feedback resistor around the LT1220 is internal to the DAC and gives a 10V full-scale output voltage. A 5pF capacitor in parallel with the feedback resistor compensates for the DAC output capacitance and improves settling. The output of the LT1220 settles to 1/2 LSB (1.2mV) in less than 300ns. The measurement of the DAC + LT1220 combined settling involved creating a false sum node between the output of the LT1220 and a reference voltage (-10V for settling to +10V). The settling at the false sum node was then measured to 1mV. This is a difficult measurement because the node is normally clamped at several hundred millivolts and any method used to measure the node must have outstanding overdrive recovery. One method used was a sampling oscilloscope. Another method used was the previously described fixture used for 0.01% settling. A final method was a variation of a method used in AN-10 that employs a sampling switch and a variable delay. The delay allows looking at the settling waveform when it is close to 1mV and therefore does not overdrive the gain stage which follows. All three methods agreed within better than 10%. A full description of the techniques used to measure the settling time is given in AN-47, "High Speed Amplifier Techniques."

12-Bit DAC Buffer (10V Full-Scale Output)




1/2 LSB Settling for 10V Output Step






TYPICAL APPLICATIONS

Sample and Hold, 8-Bit, 100ns



1A Current Buffer





ď

TYPICAL APPLICATIONS


Vos Nulling Loop

Doubly Terminated Cable Driver






200mA Current Buffer




LT1220 • TA12

TYPICAL APPLICATIONS


Photodiode Amplifier with Adaptive Threshold



Pulse Width Measurement



SIMPLIFIED SCHEMATIC



0



Very High Speed Operational Amplifier

FEATURES

- Gain of +4 Stable
- 150MHz Gain Bandwidth
- 250V/µs Slew Rate
- 50.000 Minimum DC Gain
- 1mV Maximum Input Offset Voltage
- 300nA Maximum Input Bias Current
- 300nA Maximum Input Offset Current
- 6nV/√Hz Input Noise Voltage
- 12V Minimum Output Swing into 500Ω
- 90ns Settling Time to 0.1%
- Drives All Capacitive Loads

APPLICATIONS


- Wideband Amplifiers
- Buffers
- Active Filters
- Video and RF Amplification
- Cable Drivers
- 8, 10, 12-Bit Data Acquisition Systems

DESCRIPTION


The LT1221 is a very high speed operational amplifier with superior DC performance. The LT1221 is stable in a noise gain of four or greater. It features reduced input offset voltage, lower input bias currents, and higher DC gain than devices with comparable bandwidth and slew rate. The circuit is a single gain stage that includes proprietary DC gain enhancement circuitry to obtain precision with high speed. The high gain and fast settling time make the circuit an ideal choice for data acquisition systems. The circuit is also capable of driving large capacitive loads which make it useful in buffer or cable driver applications. The LT1221 is a member of a family of fast, high performance amplifiers that employ Linear Technology Corporation's advanced bipolar complementary processing. For unity gain stable applications the LT1220 can be used, and for gains of 10 or greater the LT1222 can be used.

TYPICAL APPLICATION

Summing Amplifier



Summing Amplifier Pulse Response




LT1221 • TA02



ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage (V+ to V-)	36V
Differential Input Current	
Input Voltage	
Output Short Circuit Duration (Note 1)	
Operating Temperature Range	
LT1221C	0°C to 70°C
Maximum Junction Temperature	
Storage Temperature Range	
Lead Temperature (Soldering, 10 sec.)	

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $V_S = \pm 15 V$, $T_A = 25^{\circ}C$, $R_L = 1 k \Omega$, $V_{CM} = 0 V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Vos	Input Offset Voltage	(Note 2)		0.5	1.0	mV
I _{OS}	Input Offset Current			100	300	nA
IB	Input Bias Current			100	300	nA
en	Input Noise Voltage	f = 10kHz	BIO BOE	6	HEAR JE	nV/√Hz
in	Input Noise Current	f = 10kHz		2		pA√Hz
R _{IN}	Input Resistance	V _{CM} = ±12V	24	45	Cerrmon Morts	MΩ
	Input Resistance	Differential	. 11	80	sharing A	kΩ
CIN	Input Capacitance			2	3*42	pF
	Input Voltage Range +		12	14	Mmss e	V
10	Input Voltage Range –	10'03'-1	1. 1	-13	-12	V
CMRR	Common Mode Rejection Ratio	V _{CM} = ±12V	92	114		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 5V$ to $\pm 15V$	86	94	74	dB
A _{VOL}	Large Signal Voltage Gain	$V_{OUT} = \pm 10V, R_L = 500\Omega$	50	100		V/mV
V _{OUT +}	Output Swing +	$R_L = 500\Omega$	12.0	13.0		V
V _{OUT} –	Output Swing –	$R_L = 500\Omega$	a l	-13.0	-12.0	V
SR	Slew Rate	(Note 3)	200	250		V/µs
2 2	Full Power Bandwidth	10V Peak (Note 4)	20 02	4	0.0	MHz
GBW	Gain Bandwidth	f = 1MHz		150	SUPPLY VOLTAN	MHz
t _r , t _f	Rise Time	A _{VCL} = +4, 10%-90%, 0.1V		5	iliani e	ns
	Overshoot	A _{VCL} = +4, 0.1V		20		%
	Propagation Delay	50% V _{IN} to 50% V _{OUT} , 0.1V		5		ns
ts	Settling Time	10V Step, 0.1%		90		ns
	Differential Gain	$f = 3.58MHz, R_L = 150\Omega$	1.0		%	
THE STATE OF	Differential Phase	$f = 3.58MHz, R_L = 150\Omega$	2.0			Deg.
R ₀	Output Resistance	A _{VCL} = +4, f = 1MHz		2.5		Ω
Is	Supply Current			8	10.5	mA

ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$, $T_A = 0^{\circ}C - 70^{\circ}C$, $R_L = 1k\Omega$, $V_{CM} = 0V$ unless otherwise noted.


SYMBOL	PARAMETER	CONDITIONS	MIN TYP MAX	UNITS
Vos	Input Offset Voltage	(Note 2)	0.5	mV
1111	Input V _{OS} Drift	7 3/1	15	μV/°C
I _{OS}	Input Offset Current	efisitebul	100 400	nA
I _B	Input Bias Current		100 400	nA
CMRR	Common Mode Rejection Ratio	V _{CM} = ±12V	92 114	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 5V$ to $\pm 15V$	86 94	dB
A _{VOL}	Large Signal Voltage Gain	$V_{OUT} = \pm 10V, R_L = 500\Omega$	100 mg/H grunsy qu	V/mV
V _{OUT +}	Output Swing +	R _L = 500Ω	12.0	mail headV
V _{OUT} –	Output Swing –	$R_L = 500\Omega$	-13.0 -12.0	V
SR	Slew Rate	(Note 3)	180 250	V/µs
Is	Supply Current		8 11	mA


Note 1: A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.


Note 2: Input Offset Voltage is tested with automated test equipment in less than one second.

Note 3: Slew rate is measured between $\pm 10V$ on an output swing of $\pm 12V$. Note 4: Full power bandwidth = $SR/2\pi V_{PEAK}$.


TYPICAL PERFORMANCE CHARACTERISTICS










TYPICAL PERFORMANCE CHARACTERISTICS









Output Short Circuit Current vs







Power Supply Rejection Ratio vs Frequency 100 $V_S = \pm 15V$ $T_A = 25^{\circ}C$ +PSRR $(\underline{z}H/Vd)$ LNBAND SSION LNDANI POWER SUPPLY REJECTION RATIO (80 60 -PSRR 40 20 100 1k 10k 100k 1M 10M 100M FREQUENCY (Hz) LT1221 - TPC09


Common Mode Rejection Ratio vs Frequency











TYPICAL PERFORMANCE CHARACTERISTICS
























APPLICATIONS INFORMATION

The LT1221 is stable in noise gains of four or greater and may be inserted directly into HA2541, HA2544, AD847, EL2020 and LM6361 applications, provided that the nulling circuitry is removed and the amplifier configuration has a high enough noise gain. The suggested nulling circuit for the LT1221 is shown below.

Offset Nulling



Layout and Passive Components

As with any high speed operational amplifier, care must be taken in board layout in order to obtain maximum performance. Key layout issues include: use of a ground plane, minimization of stray capacitance at the input pins, short lead lengths, RF-quality bypass capacitors located close to the device (typically $0.01\mu F$ to $0.1\mu F$), and use of low ESR bypass capacitors for high drive current applications (typically $1\mu F$ to $10\mu F$ tantalum). Sockets should be avoided when maximum frequency performance is required, although low-profile sockets can provide reasonable performance up to 50MHz. For more details see Design Note 50.

Feedback resistor values greater than $5k\Omega$ are not recommended because a pole is formed with the input capacitance which can cause peaking.

Input Considerations

Bias current cancellation circuitry is employed on the inputs of the LT1221 so the input bias current and input offset current have identical specifications. For this reason, matching the impedance on the inputs to reduce bias current errors is not necessary. The input pins are pro-


tected by zener diode clamps which limit the maximum differential input voltage to about 6V. The effect of the clamps can be seen in high slew applications, especially in non-inverting configurations.

Capacitive Loading

The LT1221 is stable with all capacitive loads. This is accomplished by sensing the load induced output pole and adding compensation at the amplifier gain node. As the capacitive load increases both the bandwidth and phase margin decrease. There will be peaking in the frequency domain as shown in the curve Frequency Response vs Capacitive Load. The small signal transient response will have more overshoot as shown in the photo $A_V\!=\!-4$ loaded with 1000pF. The large signal response for $A_V\!=\!+4$ with a 10,000pF load shows the output slew rate being limited by the short circuit current.

 $A_V = -4$, $C_L = 1000pF$






LT1221 • TAO

The LT1221 can drive coaxial cable directly, but for best pulse fidelity the cable should be doubly terminated with a resistor in series with the output.

Cable Driving



APPLICATIONS INFORMATION


Compensation

The LT1221 has a typical gain bandwidth product of 150MHz which allows it to have wide bandwidth in high gain configurations (i.e., in a gain of 10, it will have a bandwidth of about 15MHz). The amplifier is stable in a noise gain of four so the ratio of the output signal to the inverting input must be 1/4 or less. Straightforward gain configurations of +4 or -3 are stable, but there are a few configurations that allow the amplifier to be stable for lower signal gains (the noise gain, however, remains four


or more). One example is the summing amplifier on the first page. Each input signal has a gain of –1 to the output, but it is easily seen that this configuration is equivalent to a gain of –3 as far as the amplifier is concerned. Another circuit is shown below with a DC gain of one, but an AC gain of +5. The break frequency of the RC combination across the amplifier inputs should be approximately a factor of 10 less than the gain bandwidth of the amplifier divided by the high frequency gain (in this case 1/10 of 150MHz/5 or 3MHz).

TYPICAL APPLICATIONS


Lag Compensation




Wien Bridge Oscillator



20MHz, A_V = 50 Instrumentation Amplifier



SIMPLIFIED SCHEMATIC





Low Noise, Very High Speed Operational Amplifier

FEATURES

- Gain of +10 Stable Uncompensated
- External Compensation Pin
- 500MHz Gain Bandwidth
- 200V/µs Slew Rate
- 3nV/√Hz Input Noise Voltage
- 100,000 Minimum DC Gain
- 1mV Maximum Input Offset Voltage
- 300nA Maximum Input Bias Current
- 300nA Maximum Input Offset Current
- 12V Minimum Output Swing into 500Ω
- 90ns Settling Time to 0.1%
- Drives All Capacitive Loads

APPLICATIONS


- Wideband Amplifiers
- Buffers
- Active Filters
- Video and RF Amplification
- Cable Drivers
- 8, 10, 12-Bit Data Acquisition Systems

DESCRIPTION


The LT1222 is a low noise, very high speed operational amplifier with superior DC performance. The LT1222 features reduced input offset voltage, lower input bias currents, lower noise and higher DC gain than devices with comparable bandwidth and slew rate. The circuit is a single gain stage that includes proprietary DC gain enhancement circuitry to obtain precision with high speed. The LT1222 is stable in gains of +10 without compensation, but the part can be externally compensated for lower closed-loop gain at the expense of lower bandwidth and slew rate. The compensation node can also be used to clamp the output swing. The high gain and fast settling time make the circuit an ideal choice for data acquisition systems. The circuit is also capable of driving large capacitive loads which make it useful in buffer or cable driver applications. The part is a member of a family of fast, high performance amplifiers that employ Linear Technology Corporation's advanced bipolar complementary processing. For unity gain stable applications the LT1220 can be used, and for gains of four or greater the LT1221 can be used.

TYPICAL APPLICATION

A_V = +10 with Output Clamping




 $A_V = -1$, $C_C = 30pF$ Pulse Response



LT1222 • TA

ABSOLUTE MAXIMUM RATINGS

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $v_S = \pm 15 V$, $T_A = 25 ^{\circ} C$, $R_L = 1 k \Omega$, $V_{CM} = 0 V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Vos	Input Offset Voltage	(Note 2)		0.3	1.0	mV
I _{OS}	Input Offset Current			100	300	nA
IB	Input Bias Current			100	300	nA
en	Input Noise Voltage	f = 10kHz	4) (D 90 n	3	11199 11	nV/√Hz
in	Input Noise Current	f = 10kHz		2		pA/√Hz
R _{IN}	Input Resistance	V _{CM} = ±12V	24	45	Lemma Had	MΩ
	Input Resistance	Differential		12	egalloV vi	kΩ
CIN	Input Capacitance			2		pF
	Input Voltage Range +		12	14	Vind-0	V
	Input Voltage Range –	[N. (281-1)	- 3	-13	-12	V
CMRR	Common Mode Rejection Ratio	V _{CM} = ±12V	100	120		dB
PSRR	Power Supply Rejection Ratio	V _S = ±5V to ±15V	98	110		dB
A _{VOL}	Large Signal Voltage Gain	$V_{OUT} = \pm 10V$, $R_L = 500\Omega$	100	200	7//	V/mV
V _{OUT +}	Output Swing +	$R_L = 500\Omega$	12.0	13.0	10	V
V _{OUT} –	Output Swing –	$R_L = 500\Omega$	a 1	-13.0	-12.0	V
SR	Slew Rate	A _{VCL} = -10 (Note 3)	150	200		V/µs
ar	Full Power Bandwidth	10V Peak (Note 4)	2	3.2	All I	MHz
GBW	Gain Bandwidth	f = 1MHz		500	ar was income	MHz
t _r , t _f	Rise Time	A _{VCL} = +10, 10%-90%, 0.1V	1	5		ns
Thurs	Overshoot	A _{VCL} = +10, 0.1V		35		%
	Propagation Delay	50% V _{IN} to 50% V _{OUT} , 0.1V		6.5		ns
t _s	Settling Time	10V Step, 0.1%		90		ns
	Differential Gain	$f = 3.58MHz$, $R_L = 150Ω$		1.0		%
	Differential Phase	f = 3.58MHz, R _L = 150Ω		2.1		Deg.
R ₀	Output Resistance	A _{VCL} = +10, f = 1MHz		2.5		Ω
Is	Supply Current			8	10.5	mA

ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$, $T_A = 0^{\circ}C - 70^{\circ}C$, $R_L = 1k\Omega$, $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	Var	MIN	TYP	MAX	UNITS
Vos	Input Offset Voltage	(Note 2)	+25mA		0.5	1.5	mV
17.	Input V _{OS} Drift	7	aVd		10		μV/°C
I _{OS}	Input Offset Current	73.4	atinilabal	(1 070	100	400	nA
I _B	Input Bias Current				100	400	nA
CMRR	Common Mode Rejection Ratio	V _{CM} = ±12V	.0°C to 70°C	100	120		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 5V \text{ to } \pm 15V$		98	110	16 l no luna	dB
A _{VOL}	Large Signal Voltage Gain	V _{OUT} = ±10V, R _L :	= 500Ω	100	200	A mutareur	V/mV
V _{OUT +}	Output Swing +	$R_L = 500\Omega$	0°008	12.0	13.0	lath sirina	T T T T S A V
V _{OUT} –	Output Swing –	$R_L = 500\Omega$			-13.0	-12.0	V
SR	Slew Rate	A _{VCL} = -10 (Note	3)	150	200		V/µs
Is	Supply Current				8	11	mA


Note 1: A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.

Note 2: Input offset voltage is tested with automated test equipment in less than one second.


Note 3: Slew rate is guaranteed by measuring the slew currents at the compensation pin.


Note 4: Full power bandwidth = $SR/2\pi V_{PEAK}$.

TYPICAL PERFORMANCE CHARACTERISTICS





SUPPLY VOLTAGE (±V)








TYPICAL PERFORMANCE CHARACTERISTICS






















Common Mode Rejection Ratio vs































The LT1222 is stable without external compensation in noise gains of 10 or greater and may be inserted directly into HA2541, HA2544, AD847, EL2020 and LM6361 applications, provided that the nulling circuitry is removed and the amplifier configuration has a high enough noise gain. The suggested nulling circuit for the LT1222 is shown below.

Offset Nulling and Compensation



Layout and Passive Components

As with any high speed operational amplifier, care must be taken in board layout in order to obtain maximum performance. Key layout issues include: use of a ground plane, minimization of stray capacitance at the input pins, short lead lengths, RF-quality bypass capacitors located close to the device (typically $0.01\mu F$ to $0.1\mu F$), and use of low ESR bypass capacitors for high drive current applications (typically $1\mu F$ to $10\mu F$ tantalum). Sockets should be avoided when maximum frequency performance is required, although low-profile sockets can provide reasonable performance up to 50MHz. For more details see Design Note 50.

Feedback resistor values greater than $5k\Omega$ are not recommended because a pole is formed with the input capacitance which can cause peaking.


Input Considerations

Bias current cancellation circuitry is employed on the inputs of the LT1222 so the input bias current and input offset current have identical specifications. For this reason, matching the impedance on the inputs to reduce bias current errors is not necessary. The input pins are pro-


tected by zener diode clamps which limit the maximum differential input voltage to about 6V. The effect of the clamps can be seen in high slew applications, especially in non-inverting configurations.

Capacitive Loading

The LT1222 is stable with all capacitive loads. This is accomplished by sensing the load induced output pole and adding compensation at the amplifier gain node. As the capacitive load increases both the bandwidth and phase margin decrease. There will be peaking in the frequency domain as shown in the curve Frequency Response vs Capacitive Load. The small signal transient response will have more overshoot as shown in the photo $A_V=-10$ loaded with $1000 \, \text{pF}$. The large signal response for $A_V=+10$ with a $10,000 \, \text{pF}$ load shows the output slew rate being limited by the short circuit current.



The LT1222 can drive coaxial cable directly, but for best pulse fidelity the cable should be doubly terminated with a resistor in series with the output.



Compensation

The LT1222 has a typical gain bandwidth product of 500MHz which allows it to have wide bandwidth in high gain configurations (i.e., in a gain of 100, it will have a bandwidth of 5MHz). For added flexibility the amplifier frequency response may be adjusted by adding capacitance from pin 5 to ground. A compensation capacitor may be used to reduce overshoot, to allow the amplifier to be used in lower noise gain configurations, or simply to reduce bandwidth. The table below shows gain and compensation capacitor versus –3dB bandwidth, maximum peaking in the frequency domain, and small signal overshoot.

Av	CC	f _{-3dB}	Mp	OS
1	30pF	79MHz	4.5dB	35%
-1	50pF	70MHz	0.5dB	10%
-1	82pF	44MHz	0	0
-1	150pF	11MHz	0	0
+5	5pF	92MHz	7.3dB	55%
+5	10pF	82MHz	2.2dB	25%
+5	20pF	46MHz	0.1dB	5%
+5	30pF	24MHz	0	0
+5	50pF	11MHz	0	0
+10	0	90MHz	4.3dB	35%
+10	5pF	55MHz	0.1dB	5%
+10	10pF	26MHz	0	0
+10	20pF	12MHz	0	0
+20	0	40MHz	0.1dB	5%
+20	5pF	17MHz	0	0
+20	10pF	10MHz	0	0

For frequencies less than or equal to 10MHz the frequency response of the amplifier is approximately:

$$f = \frac{1}{2\pi \cdot 53\Omega \cdot (C_C + 6pF)} \cdot \frac{1}{\text{Noise Gain}}$$

Adjusting the bandwidth also affects the slew rate of the amplifier as follows:

$$SR = (1.2mA)/(C_C + 6pF)$$


An example would be a gain of -10 (noise gain of 11) and $C_C=20pF$ which has about 10.5MHz bandwidth and $46V/\mu s$ slew rate. It should be noted that the LT1222 is not stable in $A_V=+1$ unless $C_C=100pF$ and 200pF is placed on the output (f = 25MHz, slew rate = $11V/\mu s$). In any application, to reduce peaking, increase gain or add more compensation capacitance.


Output Clamping

Access to the internal compensation node at pin 5 also allows the output swing of the LT1222 to be clamped. An example is shown on the front page of the data sheet. The compensation node is approximately one diode drop above the output and can source or sink about 1.2mA. Back-to-back Schottky diodes clamp pin 5 to a diode drop above ground so the output is clamped to ± 0.5 V (the drop of the Schottkys at 1.2mA). The diode reference is bypassed for good AC response. This circuit is particularly useful for amplifying the voltage at false sum nodes used in settling time measurements.

TYPICAL APPLICATIONS


Two Op Amp Instrumentation Amplifier







SIMPLIFIED SCHEMATIC



9



100MHz Current Feedback Amplifier

FEATURES

- 100MHz Bandwidth at A_V = 1
- 1000V/µs Slew Rate
- Wide Supply Range, ±5V to ±15V
- 1mV Input Offset Voltage
- 1μA Input Bias Current
- 5MΩ Input Resistance
- 75ns Settling Time to 0.1%
- 50mA Output Current
- 6mA Quiescent Current

APPLICATIONS

- Video Amplifiers
- Buffers
- IF and RF Amplification
- Cable Drivers
- 8, 10, 12-Bit Data Acquisition Systems

DESCRIPTION


The LT1223 is a 100MHz current feedback amplifier with very good DC characteristics. The LT1223's high slew rate, $1000V/\mu s$, wide supply range, $\pm 15V$, and large output drive, $\pm 50mA$, make it ideal for driving analog signals over double terminated cables. The current feedback amplifier has high gain bandwidth at high gains, unlike conventional op amps.

The LT1223 comes in the industry standard pinout and can upgrade the performance of many older products.


The LT1223 is manufactured on Linear Technology's proprietary complementary bipolar process.

TYPICAL APPLICATION

Video Cable Driver




Voltage Gain vs Frequency



ABSOLUTE MAXIMUM RATINGS

Supply Voltage	±18V
Differential Input Voltage	
Input Voltage	
Output Short Circuit Duration (Note 1) Continuous
Operating Temperature Range	
LT1223M	
LT1223C	
Storage Temperature Range	65°C to 150°C
Junction Temperature Plas	

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $v_s = \pm 15V$, $T_A = 25^{\circ}C$, unless otherwise noted.

V	27 U.S. 6	1,005 = 0,001H	LT1223M/C	Tub
SYMBOL	PARAMETER 00 00 00	CONDITIONS	MIN TYP MAX	UNITS
Vos	Input Offset Voltage	V _{CM} = 0V	±1 mm ±3 mag	mV
I _{IN} +	Non-Inverting Input Current	V _{CM} = 0V	Supply 8± men ±3 vigou3	μΑ
I _{IN} -	Inverting Input Current	V _{CM} = 0V	±1 ±3	μΑ
en	Input Noise Voltage Density	$f = 1kHz$, $R_F = 1k$, $R_G = 10\Omega$	3.3	nV/√Hz
in	Input Noise Current Density	$f = 1kHz$, $R_F = 1k$, $R_G = 10\Omega$	2.2	pA/√Hz
RIN	Input Resistance	V _{IN} = ±10V	1 10	MΩ
CIN	Input Capacitance	Saturdana	1.5	pF
Vm	Input Voltage Range	V0 = M3V	±10 ±12	V
CMRR	Common Mode Rejection Ratio	V _{CM} = ±10V	56 63	dB
AG	Inverting Input Current Common Mode Rejection	V _{CM} = ±10V	30 100	nA/V
PSRR	Power Supply Rejection Ratio	V _S = ±4.5V to ±18V	68 80	dB
Y	Non-Inverting Input Current Power Supply Rejection	$V_S = \pm 4.5 V \text{ to } \pm 18 V$	12 100	nA/V
80	Inverting Input Current Power Supply Rejection	$V_S = \pm 4.5 V \text{ to } \pm 18 V$	60 500	nA/V
Av	Large Signal Voltage Gain	$R_{LOAD} = 400\Omega$, $V_{OUT} = \pm 10V$	70 89	dB
RoL	Transresistance, ΔV _{OUT} /ΔI _{IN} -	$R_{LOAD} = 400\Omega$, $V_{OUT} = \pm 10V$	1.5 5	MΩ
V _{OUT}	Maximum Output Voltage Swing	$R_{LOAD} = 200\Omega$	±10 ±12	V
I _{OUT}	Maximum Output Current	$R_{LOAD} = 200\Omega$	50 60	mA
SR	Slew Rate	R _F = 1.5k, R _G = 1.5k, (Note 2)	800 1300	V/µs
BW	Bandwidth	R _F = 1k, R _G = 1k, V _{OUT} = 100mV	100	MHz
t _r	Rise Time	R _F = 1.5k, R _G = 1.5k, V _{OUT} = 1V	6.0	ns
t _{PD}	Propagation Delay	R _F = 1.5k, R _G = 1.5k, V _{OUT} = 1V	6.0	ns
Ani	Overshoot	R _F = 1.5k, R _G = 1.5k, V _{OUT} = 1V	5 Manu O vingua	%
ts	Settling Time, 0.1%	R _F = 1k, R _G = 1k, V _{OUT} = 10V	75	ns
	Differential Gain	$R_F = 1k, R_G = 1k, R_L = 150\Omega$	0.02	%
	Differential Phase	$R_F = 1k, R_G = 1k, R_L = 150\Omega$	0.12	Deg.
Rout	Open Loop Output Resistance	V _{OUT} = 0, I _{OUT} = 0	35	Ω
Is	Supply Current	V _{IN} = 0V	6 10	mA
	Supply Current, Shutdown	Pin 8 Current = 200µA	2 4	mA

ELECTRICAL CHARACTERISTICS $v_S = \pm 15V$, $v_{CM} = 0V$, $0^{\circ}C \le T_A \le 70^{\circ}C$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	77 - F9	LT1223C MIN TYP MAX	UNITS
Vos	Input Offset Voltage	V _{CM} = 0V	•	±1 ±3	mV
I _{IN+} 81	Non-Inverting Input Current	V _{CM} = 0V	•	±1 ±3	μА
I _{IN} - 81	Inverting Input Current	V _{CM} = 0V	•	±1 ±3	μА
R _{IN}	Input Resistance	V _{IN} = ±10V	•	1 10	MΩ
88	Input Voltage Range	0.000 (4) 2000	•	±10 ±12	V
CMRR	Common Mode Rejection Ratio	V _{CM} = ±10V	•	56 63	dB
209(171)	Inverting Input Current Common Mode Rejection	V _{CM} = ±10V		30 100	nA/V
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4.5 \text{V to } \pm 18 \text{V}$		68 80	dB
	Non-Inverting Input Current Power Supply Rejection	$V_S = \pm 4.5 \text{V to } \pm 18 \text{V}$		12 100	nA/V
dance consuming	Inverting Input Current Power Supply Rejection	$V_S = \pm 4.5 \text{V to } \pm 18 \text{V}$		60 500	nA/V
A _V	Large Signal Voltage Gain	$R_{LOAD} = 400\Omega$, $V_{OUT} = \pm 10V$	•	70 89	dB
R _{OL}	Transresistance, ΔV _{OUT} /ΔI _{IN} -	$R_{LOAD} = 400\Omega$, $V_{OUT} = \pm 10V$		1.5 5	MΩ
V _{OUT}	Maximum Output Voltage Swing	$R_{LOAD} = 200\Omega$	•	±10 ±12	V
lout	Maximum Output Current	$R_{LOAD} = 200\Omega$	•	50 60	mA
Is	Supply Current	V _{IN} = 0V		6 10	mA
Au	Supply Current, Shutdown	Pin 8 Current = 200μA		tremu0 lu 2 l prof. 4	mA

ELECTRICAL CHARACTERISTICS $v_8 = \pm\,15V, \, v_{CM} = 0V, \, -55^{\circ}C \leq T_A \leq 125^{\circ}C, \, unless \, otherwise \, noted.$


SYMBOL	PARAMETER	CONDITIONS		LT1223M Min typ max	UNITS
Vos	Input Offset Voltage	V _{CM} = 0V	•	±1 ±5	mV
I _{IN} +	Non-Inverting Input Current	V _{CM} = 0V	•	±1 ±5	μΑ
I _{IN} -	Inverting Input Current	V _{CM} = 0V		±1 ±10	μА
R _{IN}	Input Resistance	V _{IN} = ±10V	•	1 10	MΩ
Wan	Input Voltage Range	notive leteration Veneral SV to	•	±10 ±12	V
CMRR	Common Mode Rejection Ratio	V _{CM} = ±10V		56 63	dB
Bb	Inverting Input Current Common Mode Rejection	V _{CM} = ±10V	•	30 100	nA/V
PSRR	Power Supply Rejection Ratio	$V_S = \pm 4.5 \text{V to } \pm 15 \text{V}$		68 80	dB
V	Non-Inverting Input Current Power Supply Rejection	$V_S = \pm 4.5 \text{V to } \pm 15 \text{V}$		12 200	nA/V
Am	Inverting Input Current Power Supply Rejection	V _S = ±4.5V to ±15V	•	60 500	nA/V
A _V	Large Signal Voltage Gain	$R_{LOAD} = 400\Omega$, $V_{OUT} = \pm 10V$		70 89	dB
R _{OL}	Transresistance, ΔV _{OUT} /ΔI _{IN} -	$R_{LOAD} = 400\Omega$, $V_{OUT} = \pm 10V$	•	1.5 5	MΩ
V _{OUT}	Maximum Output Voltage Swing	$R_{LOAD} = 200\Omega$	•	±7 ±12	V
I _{OUT}	Maximum Output Current	$R_{LOAD} = 200\Omega$		35 60	mA
Is	Supply Current	V _{IN} = 0V		6 10	mA
ptt	Supply Current, Shutdown	Pin 8 Current = 200μA	•	2 4	mA


The \bullet denotes the specifications which apply over the full operating temperature range.


Note 1: A heat sink may be required.


Note 2: Non-inverting operation, $V_{OUT} = \pm 10V$, measured at $\pm 5V$.


TYPICAL PERFORMANCE CHARACTERISTICS




























TYPICAL PERFORMANCE CHARACTERISTICS
























TYPICAL PERFORMANCE CHARACTERISTICS



APPLICATIONS INFORMATION

Current Feedback Basics

The small signal bandwidth of the LT1223, like all current feedback amplifiers, isn't a straight inverse function of the closed loop gain. This is because the feedback resistors determine the amount of current driving the amplifier's internal compensation capacitor. In fact, the amplifier's feedback resistor (R_f) from output to inverting input works with internal junction capacitances of the LT1223 to set the closed loop bandwidth.

Even though the gain set resistor (R_g) from inverting input to ground works with R_f to set the voltage gain just like it

does in a voltage feedback op amp, the closed loop bandwidth does not change. This is because the equivalent gain bandwidth product of the current feedback amplifier is set by the Thevenin equivalent resistance at the inverting input and the internal compensation capacitor. By keeping $R_{\rm f}$ constant and changing the gain with $R_{\rm g}$, the Thevenin resistance changes by the same amount as the change in gain. As a result, the net closed loop bandwidth of the LT1223 remains the same for various closed loop gains.

The curve on the first page shows the LT1223 voltage gain versus frequency while driving 100Ω , for five gain settings from 1 to 100. The feedback resistor is a constant 1k and the gain resistor is varied from infinity to 10Ω . Shown for comparison is a plot of the fixed 100 MHz gain bandwidth limitation that a voltage feedback amplifier would have. It is obvious that for gains greater than one, the LT1223 provides 3 to 20 times more bandwidth. It is also evident that second order effects reduce the bandwidth somewhat at the higher gain settings.

Feedback Resistor Selection

Because the feedback resistor determines the compensation of the LT1223, bandwidth and transient response can be optimized for almost every application. To increase the bandwidth when using higher gains, the feedback resistor (and gain resistor) can be reduced from the nominal 1k value. The Minimum Feedback Resistor versus Voltage Gain curve shows the values to use for $\pm 15 \rm V$ supplies. Larger feedback resistors can also be used to slow down the LT1223 as shown in the $-3 \rm dB$ Bandwidth versus Feedback Resistor curve.

Capacitive Loads

The LT1223 can be isolated from capacitive loads with a small resistor $(10\Omega\,to\,20\Omega)$ or it can drive the capacitive load directly if the feedback resistor is increased. Both techniques lower the amplifier's bandwidth about the same amount. The advantage of resistive isolation is that the bandwidth is only reduced when the capacitive load is present. The disadvantage of resistor isolation is that resistive loading causes gain errors. Because the DC accuracy is not degraded with resistive loading, the desired way of driving capacitive loads, such as flash converters, is to increase the feedback resistor. The Maximum Capacitive Load versus Feedback Resistor curve shows the value of feedback resistor and capacitive load that gives 5dB of peaking. For less peaking, use a larger feedback resistor.

Power Supplies

The LT1223 may be operated with single or split supplies as low as $\pm 4V$ (8V total) to as high as $\pm 18V$ (36V total). It

is not necessary to use equal value split supplies, however, the offset voltage will degrade about $350\mu V$ per volt of mismatch. The internal compensation capacitor decreases with increasing supply voltage. The -3dB Bandwidth versus Supply Voltage curve shows how this affects the bandwidth for various feedback resistors. Generally, the bandwidth at $\pm 5V$ supplies is about half the value it is at $\pm 15V$ supplies for a given feedback resistor.

The LT1223 is very stable even with minimal supply bypassing, however, the transient response will suffer if the supply rings. It is recommended for good slew rate and settling time that $4.7\mu F$ tantalum capacitors be placed within 0.5 inches of the supply pins.

Input Range

The non-inverting input of the LT1223 looks like a 10M resistor in parallel with a 3pF capacitor until the common mode range is exceeded. The input impedance drops somewhat and the input current rises to about $10\mu A$ when the input comes too close to the supplies. Eventually, when the input exceeds the supply by one diode drop, the base collector junction of the input transistor forward biases and the input current rises dramatically. The input current should be limited to 10mA when exceeding the supplies. The amplifier will recover quickly when the input is returned to its normal common mode range unless the input was over 500mV beyond the supplies, then it will take an extra 100ns.

Offset Adjust

Output offset voltage is equal to the input offset voltage times the gain plus the inverting input bias current times the feedback resistor. For low gain applications (3 or less) a $10k\Omega$ pot connected to pins 1 and 5 with wiper to V+ will trim the inverting input current (±10µA) to null the output; it does not change the offset voltage very much. If the LT1223 is used in a high gain application, where input offset voltage is the dominate error, it can be nulled by pulling approximately $100\mu A$ from pin 1 or 5. The easy way to do this is to use a $10k\Omega$ pot between pin 1 and 5 with a $150k\Omega$ resistor from the wiper to ground for 15V supply applications. Use a 47k resistor when operating on a 5V supply.



Shutdown

Pin 8 activates a shutdown control function. Pulling more than 200µA from pin 8 drops the supply current to less than 3mA, and puts the output into a high impedance state. The easy way to force shutdown is to ground pin 8, using an open collector (drain) logic stage. An internal resistor limits current, allowing direct interfacing with no additional parts. When pin 8 is open, the LT1223 operates normally.


Slew Rate

The slew rate of a current feedback amplifier is not independent of the amplifier gain configuration the way it is in a traditional op amp. This is because the input stage and the output stage both have slew rate limitations. Inverting amplifiers do not slew the input and are therefore limited only by the output stage. High gain, non-inverting amplifiers are similar. The input stage slew rate of the LT1223 is about 350V/us before it becomes non-linear and is enhanced by the normally reverse biased emitters on the input transistors. The output slew rate depends on the size of the feedback resistors. The peak output slew rate is about 2000V/µs with a 1k feedback resistor and drops proportionally for larger values. At an output slew rate of 1000V/µs or more, the transistors in the "mirror circuits" will begin to saturate due to the large feedback currents. This causes the output to have slew induced overshoot and is somewhat unusual looking; it is in no way harmful or dangerous to the device. The photos show the LT1223 in a non-inverting gain of three ($R_f = 1k$, $R_g = 500\Omega$) with a 20V peak-to-peak output slewing at 500V/µs, 1000V/µs and 2000V/us.


Settling Time

The Inverting Amplifier Settling Time versus Output Step curve shows that the LT1223 will settle to within 1mV of final value in less than 100ns for all output changes of 10V or less. When operated as an inverting amplifier there is less than $500\mu V$ of thermal settling in the amplifier. However, when operating the LT1223 as a non-inverting amplifier, there is an additional thermal settling component that is about $200\mu V$ for every volt of input common mode change. So a non-inverting gain of one amplifier will


Output Slew Rate of 500V/µs



Output Slew Rate of 1000V/µs




Output Slew Rate at 2000V/µs Shows Aberrations (See Text)



have about 2.5mV thermal tail on a 10V step. Unfortunately, reducing the input signal and increasing the gain always results in a thermal tail of about the same amount for a given output step. For this reason we show separate graphs of 10mV and 1mV non-inverting amplifier settling times. Just as the bandwidth of the LT1223 is fairly constant for various closed loop gains, the settling time remains constant as well.


Adjustable Gain Amplifier

To make a variable gain amplifier with the LT1223, vary the value of R_g . The implementation of R_g can be a pot, a light controlled resistor, a FET, or any other low capacitance variable resistor. The value of R_f should not be varied to change the gain. If R_f is changed, then the bandwidth will be reduced at maximum gain and the circuit will oscillate when R_f is very small.




Adjustable Bandwidth Amplifier

Because the resistance at the inverting input determines the bandwidth of the LT1223, an adjustable bandwidth circuit can be made easily. The gain is set as before with R_f and R_g ; the bandwidth is maximum when the variable resistor is at a minimum.




Accurate Bandwidth Limiting The LT1223

It is very common to limit the bandwidth of an op amp by putting a small capacitor in parallel with $R_{\rm f}$. DO NOT PUT A SMALL CAPACITOR FROM THE INVERTING INPUT OF A CURRENT FEEDBACK AMPLIFIER TO ANYWHERE ELSE, ESPECIALLY NOT TO THE OUTPUT. The capacitor on the inverting input will cause peaking or oscillations. If you need to limit the bandwidth of a current feedback amplifier, use a resistor and capacitor at the non-inverting input (R1 & C1). This technique will also cancel (to a degree) the peaking caused by stray capacitance at the inverting input. Unfortunately, this will not limit the output noise the way it does for the op amp.




Current Feedback Amplifier Integrator

Since we remember that the inverting input wants to see a resistor, we can add one to the standard integrator circuit. This generates a new summing node where we can apply capacitive feedback. The LT1223 integrator has excellent large signal capability and accurate phase shift at high frequencies.




Summing Amplifier (DC Accurate)

The summing amplifier is easily made by adding additional inputs to the basic inverting amplifier configuration. The LT1223 has no l_{OS} spec because there is no correlation between the two input bias currents. Therefore, we will not improve the DC accuracy of the inverting amplifier by putting in the extra resistor in the non-inverting input.



Difference Amplifier


The LT1223 difference amplifier delivers excellent performance if the source impedance is very low. This is because the common mode input resistance is only equal to $R_{\rm f}+R_{\rm g}.$



Video Instrumentation Amplifier

This instrumentation amplifier uses two LT1223s to increase the input resistance to well over $1M\Omega$. This makes an excellent "loop through" or cable sensing amplifier if

the inverting input (A1) senses the shield and the noninverting input (A2) senses the center conductor. Since this amplifier does not load the cable (take care to minimize stray capacitance) and it rejects common mode hum and noise, several amplifiers can sense the signal with only one termination at the end of the cable. The design equations are simple. Just select the gain you need (it should be two or more) and the value of the feedback resistor (typically 1k) and calculate Rq1 and Rq2. The gain can be tweaked with R_{g2} and the CMRR with R_{g1} if needed. The bandwidth of the non-inverting input signal is not reduced by the presence of the other amplifier, however, the inverting input signal bandwidth is reduced since it passes two amplifiers. The CMRR is good at high frequencies because the bandwidth of the amplifiers are about the same even though they do not necessarily operate at the same gain.




Cable Driver


The cable driver circuit is shown on the front page. When driving a cable it is important to properly terminate both ends if even modest high frequency performance is required. The additional advantage of this is that it isolates the capacitive load of the cable from the amplifier so it can operate at maximum bandwidth.

TYPICAL APPLICATION

-non and boy Marks add assess (TA) Jugo 150mA Output Current Video Amp



SIMPLIFIED SCHEMATIC





Very High Speed Operational Amplifier

FEATURES

- Unity Gain Stable
- 45MHz Gain Bandwidth
- 400V/μs Slew Rate
- 7V/mV DC Gain, $R_L = 500\Omega$
- 2mV Input Offset Voltage
- ±12V Output Swing into 500Ω
- Wide Supply Range ±5V to ±15V
- 7mA Supply Current
- 90ns Settling Time to 0.1%, 10V Step
- Drives All Capacitive Loads

APPLICATIONS

- Wideband Amplifiers
- Buffers
- Active Filters
- Video and RF Amplification
- Cable Drivers
- Data Acquisition Systems


DESCRIPTION

The LT1224 is a very high speed operational amplifier with excellent DC performance. The LT1224 features reduced input offset voltage and higher DC gain than devices with comparable bandwidth and slew rate. The circuit is a single gain stage with outstanding settling characteristics. The fast settling time makes the circuit an ideal choice for data acquisition systems. The output is capable of driving a 500Ω load to $\pm 12V$ with $\pm 15V$ supplies and a 150Ω load to $\pm 3V$ on $\pm 5V$ supplies. The circuit is also capable of driving large capacitive loads which makes it useful in buffer or cable driver applications.


The LT1224 is a member of a family of fast, high performance amplifiers that employ Linear Technology Corporation's advanced bipolar complementary processing.

TYPICAL APPLICATION

DAC Current to Voltage Converter



Inverter Pulse Response




LT1224 • TA

ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage (V+ to V-)	36V
Differential Input Voltage	±6V
Input Voltage	
Output Short Circuit Duration (Note 1)	
Operating Temperature Range	
LT1224C	0°C to 70°C
Maximum Junction Temperature	
Plastic Package	
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 sec.)	300°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $v_s = \pm 15 v$, $T_A = 25 ^{\circ} C$, $R_L = 1 k \Omega$, $v_{CM} = 0 v$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN TYP MAX	UNITS
V _{OS}	Input Offset Voltage	(Note 2)	0.5 2.0	mV
los	Input Offset Current	In side una na	100 400	nA
IB	Input Bias Current	oni zeogra	4 8	μА
en	Input Noise Voltage	f = 10kHz	22	nV/√Hz
in	Input Noise Current	f = 10kHz	1.5	pA∕√Hz
R _{IN}	Input Resistance	V _{CM} = ±12V	24 40	MΩ
	Input Resistance	Differential	250	kΩ
C _{IN}	Input Capacitance		2	pF
installed and	Input Voltage Range +		12 14	V
	Input Voltage Range –		-13 -12	V
CMRR	Common-Mode Rejection Ratio	V _{CM} = ±12V	86 100	dB
PSRR	Power Supply Rejection Ratio	V _S = ±5V to ±15V	75 84	dB
A _{VOL}	Large Signal Voltage Gain	$V_{OUT} = \pm 10V$, $R_L = 500\Omega$	3.3	V/mV
V _{OUT}	Output Swing	$R_L = 500\Omega$	12.0 13.3	±V
lout	Output Current	V _{OUT} = ±12V	24 40	mA
SR	Slew Rate	$A_{VCL} = -2$, (Note 3)	250 400	V/µs
	Full Power Bandwidth	10V Peak, (Note 4)	6.4	MHz
GBW	Gain Bandwidth	f = 1MHz	45	MHz
t _r , t _f	Rise Time, Fall Time	A _{VCL} = +1, 10%-90%, 0.1V	5	ns
10	Overshoot	A _{VCL} = +1, 0.1V	30	%
	Propagation Delay	50% V _{IN} to 50% V _{OUT}	5	ns
t _s	Settling Time	10V Step, 0.1%	90	ns
	Differential Gain	$f = 3.58MHz, R_L = 150\Omega$	74 = 184LFT TERS HELL 1.0 4.04 - 4.07 F.	%
	Differential Phase	$f = 3.58MHz, R_L = 150\Omega$	2.4	Deg
R ₀	Output Resistance	A _{VCL} = +1, f = 1MHz	2.5	Ω
Is	Supply Current		7 9	mA

ELECTRICAL CHARACTERISTICS $V_S = \pm 5V$, $T_A = 25^{\circ}C$, $R_L = 1k\Omega$, $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	(Note 2)		1.0	4.0	mV
los	Input Offset Current	shapes leddan as manito Aulifur.		100	400	nA
IB	Input Bias Current	2782 × AT		4	8	μА
	Input Voltage Range +		2.5	4		V
1	Input Voltage Range –			-3	-2.5	V
CMRR	Common-Mode Rejection Ratio	V _{CM} = ±2.5V	86	98		dB
A _{VOL}	Large Signal Voltage Gain	$V_{OUT} = \pm 2.5V, R_L = 500\Omega$	2.5	7	Mary 1	V/mV
	Large Signal Voltage Gain	$V_{OUT} = \pm 2.5V, R_L = 150\Omega$		3		V/mV
V _{OUT}	Output Swing	$R_L = 500\Omega$	3.0	3.7		±V
	Output Swing	R _L = 150Ω	3.0	3.3	11 13	±V
lout	Output Current	V _{OUT} = ±3V	20	40		mA
SR	Slew Rate	$A_{VCL} = -2$, (Note 3)	45	250	010	V/µs
(30) (30)(s	Full Power Bandwidth	3V Peak, (Note 4)		13.3	IN CREW TATELLO	MHz
GBW	Gain Bandwidth	f = 1MHz		34		MHz
t _r , t _f	Rise Time, Fall Time	A _{VCL} = +1, 10%-90%, 0.1V		7	stw2 engine!	ns
	Overshoot	A _{VCL} = +1, 0.1V		20	Disp. Levil	%
	Propagation Delay	50% V _{IN} to 50% V _{OUT}		7	3783	ns
t _s	Settling Time	-2.5V to 2.5V, 0.1%		90		ns
Is	Supply Current	8 20 - 0		7	9	mA

ELECTRICAL CHARACTERISTICS $0^{\circ}C \le T_{A} \le 70^{\circ}C$, $R_{L} = 1k\Omega$, $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Vos	Input Offset Voltage	V _S = ±15V, (Note 2)		1	4	mV
	Input Offset Voltage	V _S = ±5V, (Note 2)		2	5	mV
10.2	Input V _{OS} Drift	K -19 -10 -5 0 5 10 15		25	601	μV/°C
I _{OS}	Input Offset Current	$V_S = \pm 15V$ and $V_S = \pm 5V$	-10	100	600	nA
IB	Input Bias Current	$V_S = \pm 15V$ and $V_S = \pm 5V$		4	9	μА
CMRR	Common-Mode Rejection Ratio	$V_S = \pm 15V$, $V_{CM} = \pm 12V$ and $V_S = \pm 5V$, $V_{CM} = \pm 2.5V$	83	98		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 5V$ to $\pm 15V$	73	84	taamu J viid	dB
A _{VOL}	Large Signal Voltage Gain	$V_S = \pm 15V$, $V_{OUT} = \pm 10V$, $R_L = 500\Omega$	2.5	7		V/mV
11223	Large Signal Voltage Gain	$V_S = \pm 5V$, $V_{OUT} = \pm 2.5V$, $R_L = 500\Omega$	2.0	7		V/mV
V _{OUT}	Output Swing	$V_S = \pm 15V, R_L = 500\Omega$	12.0	13.3		±V
	Output Swing	$V_S = \pm 5V$, $R_L = 500\Omega$ or 150Ω	3.0	3.3		±V
lout	Output Current	$V_S = \pm 15V$, $V_{OUT} = \pm 12V$	24	40		mA
	Output Current	$V_S = \pm 5V, V_{OUT} = \pm 3V$	20	40	1	mA
SR	Slew Rate	$V_S = \pm 15V$, $A_{VCL} = -2$, (Note 3)	250	400		V/µs
Is	Supply Current	$V_S = \pm 15V$ and $V_S = \pm 5V$		7	10.5	mA

Note 1: A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.


Note 2: Input offset voltage is tested with automated test equipment in <1 second.


Note 3: Slew rate is measured in a gain of -2 between $\pm 10V$ on the output with $\pm 6V$ on the input for $\pm 15V$ supplies and $\pm 2V$ on the output with $\pm 1.75V$ on the input for $\pm 5V$ supplies.


Note 4: Full power bandwidth is calculated from the slew rate measurement: FPBW = $SR/2\pi Vp$.





TYPICAL PERFORMANCE CHARACTERISTICS



























TYPICAL PERFORMANCE CHARACTERISTICS











2















The LT1224 may be inserted directly into HA2541, HA2544, AD847, EL2020 and LM6361 applications, provided that the nulling circuitry is removed. The suggested nulling circuit for the LT1224 is shown below.




Layout and Passive Components

As with any high speed operational amplifier, care must be taken in board layout in order to obtain maximum performance. Key layout issues include: use of a ground plane, minimization of stray capacitance at the input pins, short lead lengths, RF-quality bypass capacitors located close to the device (typically 0.01 µF to 0.1 µF), and use of low ESR bypass capacitors for high drive current applications (typically 1µF to 10µF tantalum). Sockets should be avoided when maximum frequency performance is required, although low profile sockets can provide reasonable performance up to 50MHz. For more details see Design Note 50. Feedback resistor values greater than $5k\Omega$ are not recommended because a pole is formed with the input capacitance which can cause peaking. If feedback resistors greater than $5k\Omega$ are used, a parallel capacitor of 5pF to 10pF should be used to cancel the input pole and optimize dynamic performance.


Transient Response

The LT1224 gain bandwidth is 45MHz when measured at f = 1MHz. The actual frequency response in unity gain is considerably higher than 45MHz due to peaking caused by a second pole beyond the unity gain crossover. This is reflected in the 50° phase margin and shows up as

overshoot in the unity gain small signal transient response. Higher noise gain configurations exhibit less overshoot as seen in the inverting gain of one response.



The large signal responses in both inverting and non-inverting gain show symmetrical slewing characteristics. Normally the non-inverting response has a much faster rising edge than falling edge due to the rapid change in input common mode voltage which affects the tail current of the input differential pair. Slew enhancement circuitry has been added to the LT1224 so that the non-inverting slew rate response is balanced.



Input Considerations

Resistors in series with the inputs are recommended for the LT1224 in applications where the differential input voltage exceeds $\pm 6\text{V}$ continuously or on a transient basis. An example would be in non-inverting configurations with high input slew rates or when driving heavy capacitive loads. The use of balanced source resistance at each input is recommended for applications where DC accuracy must be maximized.

Capacitive Loading

The LT1224 is stable with all capacitive loads. This is accomplished by sensing the load induced output pole and adding compensation at the amplifier gain node. As the capacitive load increases, both the bandwidth and phase margin decrease so there will be peaking in the frequency domain and in the transient response. The photo of the small signal response with 1000pF load shows 50% peaking. The large signal response with a 10,000pF load shows the output slew rate being limited by the short circuit current.

A_V = -1, C_L = 1000pF A_V = +1, C_L = 10,000pF

The LT1224 can drive coaxial cable directly, but for best pulse fidelity the cable should be doubly terminated with a resistor in series with the output.


Cable Driving $V_{\text{IN}} = \begin{array}{c} R_{1} \\ R_{1} \\ R_{2} \\ R_{2} \\ R_{3} \end{array}$

DAC Current to Voltage Converter


The wide bandwidth, high slew rate and fast settling time of the LT1224 make it well suited for current to voltage conversion after current output D/A converters. A typical application is shown on page one with a DAC-08 type converter with a full-scale output of 2mA. A compensation capacitor is used across the feedback resistor to null the pole at the inverting input caused by the DAC output capacitance. The combination of the LT1224 and DAC settles to 40mV in 140ns for both a 0V to 10V step and for a 10V to 0V step.

TYPICAL APPLICATIONS

1MHz, 2nd Order Butterworth Filter





Two Op Amp Instrumentation Amplifier



2

SIMPLIFIED SCHEMATIC









Very High Speed Operational Amplifier

FEATURES

- Gain of 5 Stable
- 150MHz Gain Bandwidth
- 400V/µs Slew Rate
- 20V/mV DC Gain, $R_L = 500\Omega$
- 1mV Maximum Input Offset Voltage
- ±12V Minimum Output Swing into 500Ω
- Wide Supply Range ±2.5V to ±15V
- 7mA Supply Current
- 90ns Settling Time to 0.1%, 10V Step
- Drives All Capacitive Loads

APPLICATIONS

- Wideband Amplifiers
- Buffers
- Active Filters
- Video and RF Amplification
- Cable Drivers
- Data Acquisition Systems


DESCRIPTION

The LT1225 is a very high speed operational amplifier with excellent DC performance. The LT1225 features reduced input offset voltage and higher DC gain than devices with comparable bandwidth and slew rate. The circuit is a single gain stage with outstanding settling characteristics. The fast settling time makes the circuit an ideal choice for data acquisition systems. The output is capable of driving a 500Ω load to $\pm 12 V$ with $\pm 15 V$ supplies and a 150Ω load to $\pm 3 V$ on $\pm 5 V$ supplies. The circuit is also capable of driving large capacitive loads which makes it useful in buffer or cable driver applications.


The LT1225 is a member of a family of fast, high performance amplifiers that employ Linear Technology Corporation's advanced bipolar complementary processing.

TYPICAL APPLICATION

20MHz, Ay = 50 Instrumentation Amplifier




Gain of +5 Pulse Response



ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage (V+ to V-)	36V
Differential Input Voltage	±6V
Input Voltage	
Output Short Circuit Duration (Note 1)	
Operating Temperature Range	
LT1225C	0°C to 70°C
Maximum Junction Temperature	
Plastic Package	150°C
Storage Temperature Range	- 65°C to 150°C
Lead Temperature (Soldering, 10 sec.)	

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $v_{\text{S}} = \pm 15 \text{V}, \, T_{\text{A}} = 25^{\circ}\text{C}, \, v_{\text{CM}} = 0 \text{V}$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	(Note 2)		0.5	1.0	mV
los	Input Offset Current	Councidate		100	400	nA
IB	Input Bias Current	nnizasanno		4	8	μА
en	Input Noise Voltage	f = 10kHz		7.5	and Inter-	nV/√Hz
in	Input Noise Current	f = 10kHz		1.5	with piters the	pA/√Hz
R _{IN}	Input Resistance	V _{CM} = ±12V Differential	24	40 70	rtey3 no	MΩ kΩ
CIN	Input Capacitance		alabia keurus	2		pF
	Input Voltage Range +		12	14	a kalana	V
	Input Voltage Range –		11	-13	-12	V
CMRR	Common-Mode Rejection Ratio	V _{CM} = ±12V	94	115		dB
PSRR	Power Supply Rejection Ratio	V _S = ±5V to ±15V	86	95	1.08 = w4. 14071	dB
A _{VOL}	Large Signal Voltage Gain	$V_{OUT} = \pm 10V$, $R_L = 500\Omega$	12.5	20		V/mV
V _{OUT}	Output Swing	$R_L = 500\Omega$	12.0	13.3		±V
l _{OUT}	Output Current	V _{OUT} = ±12V	24	40		mA
SR	Slew Rate	(Note 3)	250	400		V/µs
	Full Power Bandwidth	10V Peak, (Note 4)		6.4	- 14	MHz
GBW	Gain Bandwidth	f = 1MHz	mr solutions	150		MHz
t _r , t _f	Rise Time, Fall Time	A _{VCL} = +5, 10% to 90%, 0.1V	100	7		ns
	Overshoot	A _{VCL} = +5, 0.1V		20	Mel'ill	%
	Propagation Delay	50% V _{IN} to 50% V _{OUT}		7		ns
ts	Settling Time	10V Step, 0.1%, A _V = -5	4000	90	7	ns
	Differential Gain	$f = 3.58MHz, A_V = +5, R_L = 150\Omega$	201	1.0		%
	Differential Phase	$f = 3.58MHz, A_V = +5, R_L = 150\Omega$	-/-/	1.7		Deg
R ₀	Output Resistance	A _{VCL} = +5, f = 1MHz		4.5		Ω
Is	Supply Current			7	9	mA

ELECTRICAL CHARACTERISTICS $v_s = \pm 5V$, $T_A = 25^{\circ}C$, $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	(Note 2)		1.0	2.0	mV
I _{OS}	Input Offset Current	sings Anddres so me with Medine	-	100	400	nA
IB	Input Bias Current	T _A = 25°0		4	8 3 6 1	μА
	Input Voltage Range +		2.5	4	Atlan 2, 50 pg	V
	Input Voltage Range –			-3	-2.5	V
CMRR	Common-Mode Rejection Ratio	V _{CM} = ±2.5V	94	115		dB
A _{VOL}	Large Signal Voltage Gain	$V_{OUT} = \pm 2.5V, R_L = 500\Omega$ $V_{OUT} = \pm 2.5V, R_L = 150\Omega$	10	15 13	Jun.	V/mV V/mV
V _{OUT}	Output Voltage	$R_L = 500\Omega$ $R_L = 150\Omega$	3.0 3.0	3.7 3.3		±V ±V
lout	Output Current	$V_{OUT} = \pm 3V$	20	40	1	mA
SR	Slew Rate	(Note 3)	20	250	01 6	V/µs
1945	Full Power Bandwidth	3V Peak, (Note 4)		13.3	SUPPLY WOL	MHz
GBW	Gain Bandwidth	f = 1MHz	160	100		MHz
t _r , t _f	Rise Time, Fall Time	A _{VCL} = +5, 10% to 90%, 0.1V		9	Tara III	ns
	Overshoot	A _{VCL} = +5, 0.1V		10	wa egason an	%
	Propagation Delay	50% V _{IN} to 50% V _{OUT}	ann ann	9		ns
t _s	Settling Time	$-2.5V$ to 2.5V, 0.1%, $A_V = -4$		70	Vm0E = pp V	ns
Is	Supply Current	B(4.8) A 7 A 5		7	9	mA

ELECTRICAL CHARACTERISTICS $0^{\circ}C \le T_A \le 70^{\circ}C$, $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	$V_S = \pm 15V$, (Note 2) $V_S = \pm 5V$, (Note 2)		0.5 1.0	1.5 2.5	mV mV
, XI	Input V _{OS} Drift	er or a o a- or- or- sor	7.1	10	001	μV/°C
los	Input Offset Current	$V_S = \pm 15V$ and $V_S = \pm 5V$	(Q):	100	600	nA
IB	Input Bias Current	$V_S = \pm 15V$ and $V_S = \pm 5V$		4	9	μΑ
CMRR	Common-Mode Rejection Ratio	$V_S=\pm 15 V, V_{CM}=\pm 12 V$ and $V_S=\pm 5 V, V_{CM}=\pm 2.5 V$	93	115		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 5V$ to $\pm 15V$	85	95	pply Carro	dB
A _{VOL}	Large Signal Voltage Gain	$V_S = \pm 15V$, $V_{OUT} = \pm 10V$, $R_L = 500\Omega$ $V_S = \pm 5V$, $V_{OUT} = \pm 2.5V$, $R_L = 500\Omega$	10	12.5 10	Versalv	V/mV V/mV
V _{OUT}	Output Swing	$V_S = \pm 15V$, $R_L = 500\Omega$ $V_S = \pm 5V$, $R_L = 500\Omega$ or 150Ω	12.0 3.0	13.3 3.3		±V ±V
l _{out}	Output Current	$V_S = \pm 15V$, $V_{OUT} = \pm 12V$ $V_S = \pm 5V$, $V_{OUT} = \pm 3V$	24 20	40 40		mA mA
SR	Slew Rate	V _S = ±15V, (Note 3)	250	400	1	V/µs
Is	Supply Current	$V_S = \pm 15V$ and $V_S = \pm 5V$		7	10.5	mA

Note 1: A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.


Note 2: Input offset voltage is tested with automated test equipment in <1 second.


Note 3: Slew rate is measured between $\pm 10V$ on an output swing of $\pm 12V$ on $\pm 15V$ supplies, and $\pm 2V$ on an output swing of $\pm 3.5V$ on $\pm 5V$ supplies.


Note 4: Full power bandwidth is calculated from the slew rate measurement: FPBW = $SR/2\pi Vp$.





TYPICAL PERFORMANCE CHARACTERISTICS



























TYPICAL PERFORMANCE CHARACTERISTICS










2









Closed Loop Output Impedance vs Frequency Gain Bandw $\frac{100}{T_A} = 25^{\circ}\text{C}$ $\frac{100}{A_V} = \pm 15V$ $\frac{153}{T_A} = 25^{\circ}\text{C}$ $\frac{1}{A_V} = +5$ $\frac{1}{100}$ $\frac{$





The LT1225 may be inserted directly into HA2541, HA2544, AD847, EL2020 and LM6361 applications, provided that the amplifier configuration is a noise gain of 5 or greater, and the nulling circuitry is removed. The suggested nulling circuit for the LT1225 is shown below.

Offset Nulling




Layout and Passive Components

As with any high speed operational amplifier, care must be taken in board layout in order to obtain maximum performance. Key layout issues include: use of a ground plane, minimization of stray capacitance at the input pins, short lead lengths, RF-quality bypass capacitors located close to the device (typically 0.01µF to 0.1µF), and use of low ESR bypass capacitors for high drive current applications (typically 1µF to 10µF tantalum). Sockets should be avoided when maximum frequency performance is required, although low profile sockets can provide reasonable performance up to 50MHz. For more details see Design Note 50. Feedback resistor values greater than $5k\Omega$ are not recommended because a pole is formed with the input capacitance which can cause peaking. If feedback resistors greater than 5k are used, a parallel capacitor of 5pF to 10pF should be used to cancel the input pole and optimize dynamic performance.


Transient Response

The LT1225 gain bandwidth is 150MHz when measured at 1MHz. The actual frequency response in gain of +5 is considerably higher than 30MHz due to peaking caused by a second pole beyond the gain of 5 crossover point. This is reflected in the small signal transient response. Higher noise gain configurations exhibit less overshoot as seen in the inverting gain of 5 response.

Small Signal, A_V = +5



Small Signal, $A_V = -5$





LT1225 AI

The large signal response in both inverting and noninverting gain shows symmetrical slewing characteristics. Normally the noninverting response has a much faster rising edge than falling edge due to the rapid change in input common mode voltage which affects the tail current of the input differential pair. Slew enhancement circuitry has been added to the LT1225 so that the noninverting slew rate response is balanced.

Large Signal, A_V = +5

Large Signal, $A_V = -5$





171225 A

Input Considerations


Resistors in series with the inputs are recommended for the LT1225 in applications where the differential input voltage exceeds $\pm 6V$ continuously or on a transient basis. An example would be in noninverting configurations with high input slew rates or when driving heavy capacitive loads. The use of balanced source resistance at each input is recommended for applications where DC accuracy must be maximized.

Capacitive Loading

The LT1225 is stable with all capacitive loads. This is accomplished by sensing the load induced output pole and adding compensation at the amplifier gain node. As the capacitive load increases, both the bandwidth and phase margin decrease so there will be peaking in the frequency

APPLICATIONS INFORMATION

domain and in the transient response. The photo of the small signal response with 1000pF load shows 50% peaking. The large signal response with a 10,000pF load shows the output slew rate being limited by the short circuit current.




The LT1225 can drive coaxial cable directly, but for best pulse fidelity the cable should be doubly terminated with a resistor in series with the output.


Compensation

The LT1225 has a typical gain bandwidth product of 150MHz which allows it to have wide bandwidth in high gain configurations (i.e., in a gain of 10 it will have a bandwidth of about 15MHz). The amplifier is stable in a noise gain of 5 so the ratio of the output signal to the inverting input must be 1/5 or less. Straightforward gain configurations of +5 or -4 are stable, but there are a few configurations that allow the amplifier to be stable for lower signal gains (the noise gain, however, remains 5 or more). One example is the summing amplifier shown in the typical applications section below. Each input signal has a gain of -R_E/R_{IN} to the output, but it is easily seen that this configuration is equivalent to a gain of -4 as far as the amplifier is concerned. Lag compensation can also be used to give a low frequency gain less than 5 with a high frequency gain of 5 or greater. The example below has a DC gain of one, but an AC gain of +5. The break frequency of the RC combination across the amplifier inputs should be approximately a factor of 10 less than the gain bandwidth of the amplifier divided by the high frequency gain (in this case 1/10 of 150MHz/5 or 3MHz).


TYPICAL APPLICATIONS




Wein Bridge Oscillator



Cable Driving





Summing Amplifier





SIMPLIFIED SCHEMATIC







LINEAR

Low Noise Very High Speed Operational Amplifier

FEATURES

- Gain of 25 Stable
- 1GHz Gain Bandwidth
- 400V/µs Slew Rate
- 2.6nV/√Hz Input Noise Voltage
- 50V/mV Minimum DC Gain, R_I = 500Ω
- 1mV Maximum Input Offset Voltage
- ±12V Minimum Output Swing into 500Ω
- Wide Supply Range ±2.5V to ±15V
- 7mA Supply Current
- 100ns Settling Time to 0.1%, 10V Step
- Drives All Capacitive Loads

APPLICATIONS

- Wideband Amplifiers
- Buffers
- Active Filters
- Video and RF Amplification
- Cable Drivers
- Data Acquisition Systems


DESCRIPTION

The LT1226 is a low noise, very high speed operational amplifier with excellent DC performance. The LT1226 features low input offset voltage and high DC gain. The circuit is a single gain stage with outstanding settling characteristics. The fast settling time makes the circuit an ideal choice for data acquisition systems. The output is capable of driving a 500Ω load to $\pm 12V$ with $\pm 15V$ supplies and a 150Ω load to $\pm 3V$ on $\pm 5V$ supplies. The circuit is also capable of driving large capacitive loads which makes it useful in buffer or cable driver applications.


The LT1226 is a member of a family of fast, high performance amplifiers that employ Linear Technology Corporation's advanced bipolar complementary processing.

TYPICAL APPLICATION

Photodiode Preamplifier, $A_V = 5.1k\Omega$, BW = 15MHz




Gain of +25 Pulse Response



ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage (V+ to V-)	36V
Differential Input Voltage	
Input Voltage	
Output Short Circuit Duration (Note 1)	
Operating Temperature Range	
LT1226C	
Maximum Junction Temperature	
Plastic Package	150°C
Storage Temperature Range	– 65°C to 150°C
Lead Temperature (Soldering, 10 sec.)	300°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$, $T_A = 25^{\circ}C$, $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	(Note 2)		0.3	1.0	mV
I _{OS}	Input Offset Current	rouse a comp		100	400	nA
I _B	Input Bias Current	-12.11.00.00.00.00		4	8	μА
en	Input Noise Voltage	f = 10kHz		2.6		nV/√Hz
in	Input Noise Current	f = 10kHz		1.5	27 T	pA√Hz
R _{IN}	Input Resistance	V _{CM} = ±12V Differential	24	40 15	Super.	MΩ kΩ
C _{IN}	Input Capacitance			2	AR LOWER L	pF
	Input Voltage Range +		12	14	minimization in the contract of	V
	Input Voltage Range –			-13	-12	V
CMRR	Common-Mode Rejection Ratio	V _{CM} = ±12V	94	103	HAN I	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 5V$ to $\pm 15V$	94	110		dB
A _{VOL}	Large Signal Voltage Gain	$V_{OUT} = \pm 10V$, $R_L = 500\Omega$	50	150		V/mV
V _{OUT}	Output Swing	$R_L = 500\Omega$	12.0	13.3	SERVED AND DE	±V
lout	Output Current	V _{OUT} = ±12V	24	40		mA
SR	Slew Rate	(Note 3)	250	400		V/µs
	Full Power Bandwidth	10V Peak, (Note 4)	200	6.4	495	MHz
GBW	Gain Bandwidth	f = 1MHz		1	J	GHz
t _r , t _f	Rise Time, Fall Time	A _{VCL} = +25,10% to 90%, 0.1V		5.5	21/L 🛬	ns
	Overshoot	A _{VCL} = +25, 0.1V		35		%
	Propagation Delay	50% V _{IN} to 50% V _{OUT}	X7 2	5.5		ns
t _s	Settling Time	10V Step, 0.1%, A _V = -25		100		ns
	Differential Gain	$f = 3.58MHz, A_V = +25, R_L = 150\Omega$		0.7		%
Mary San	Differential Phase	$f = 3.58MHz, A_V = +25, R_L = 150\Omega$	W21 L :	0.6		Deg
R ₀	Output Resistance	A _{VCL} = +25, f = 1MHz		3.1		Ω
Is	Supply Current			7	9	mA

ELECTRICAL CHARACTERISTICS $V_S = \pm 5V$, $T_A = 25^{\circ}C$, $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Vos	Input Offset Voltage	(Note 2)		1.0	1.4	mV
Ios	Input Offset Current	ining Auditor at manner fromes		100	400	nA
IB	Input Bias Current	3 d2 = 25 C		4	8	μА
	Input Voltage Range +		2.5	4	- Aut. 2- AUT.	V
1	Input Voltage Range –			-3	-2.5	V
CMRR	Common-Mode Rejection Ratio	V _{CM} = ±2.5V	94	103		dB
A _{VOL}	Large Signal Voltage Gain	$V_{OUT} = \pm 2.5V, R_L = 500\Omega$ $V_{OUT} = \pm 2.5V, R_L = 150\Omega$	50	100 75	1 mg	V/mV V/mV
V _{OUT}	Output Voltage	$R_L = 500\Omega$ $R_L = 150\Omega$	3.0 3.0	3.7 3.3		±V ±V
lout	Output Current	$V_{OUT} = \pm 3V$	20	40	1000	mA
SR	Slew Rate	(Note 3)	08	250	Or 2	V/µs
No.	Full Power Bandwidth	3V Peak, (Note 4)		13.3	LION Y JANUE	MHz
GBW	Gain Bandwidth	f = 1MHz	1139	700		MHz
t _r , t _f	Rise Time, Fall Time	A _{VCL} = +25, 10% to 90%, 0.1V		8		ns
	Overshoot	A _{VCL} = +25, 0.1V		25	We observe as	%
	Propagation Delay	50% V _{IN} to 50% V _{OUT}	i imi	8	1109 X 91170	ns
t _s	Settling Time	$-2.5V$ to 2.5V, 0.1%, $A_V = -24$		60	Vmos = 200	ns
Is	Supply Current			7	9	mA

ELECTRICAL CHARACTERISTICS $0^{\circ}C \le T_A \le 70^{\circ}C$, $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V _{OS}	10 ()	1.3 1.8	mV mV			
E	Input V _{OS} Drift	at at a 6 6 6 00 00 000	31	6	601	μV/°C
los	Input Offset Current	$V_S = \pm 15V$ and $V_S = \pm 5V$	(C4):	100	600	nA
IB	Input Bias Current	$V_S = \pm 15V$ and $V_S = \pm 5V$		4	9	μА
CMRR	Common-Mode Rejection Ratio	$V_S=\pm 15 V, V_{CM}=\pm 12 V$ and $V_S=\pm 5 V, V_{CM}=\pm 2.5 V$	92	103		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 5V$ to $\pm 15V$	92	110	aply Came	dB
A _{VOL}	Large Signal Voltage Gain	$V_S = \pm 15V$, $V_{OUT} = \pm 10V$, $R_L = 500\Omega$ $V_S = \pm 5V$, $V_{OUT} = \pm 2.5V$, $R_L = 500\Omega$	35 35	150 100	Value gV	V/mV V/mV
V _{OUT}	Output Swing	$V_S = \pm 15V$, $R_L = 500\Omega$ $V_S = \pm 5V$, $R_L = 500\Omega$ or 150Ω	12.0 3.0	13.3 3.3		±V ±V
lout	Output Current	$V_S = \pm 15V$, $V_{OUT} = \pm 12V$ $V_S = \pm 5V$, $V_{OUT} = \pm 3V$	24 20	40 40		mA mA
SR	Slew Rate	V _S = ±15V, (Note 3)	250	400		V/µs
Is	Supply Current	$V_S = \pm 15V$ and $V_S = \pm 5V$	11-54	7	10.5	mA

Note 1: A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.

Note 2: Input offset voltage is tested with automated test equipment in <1 second.

Note 3: Slew rate is measured between $\pm 10V$ on an output swing of $\pm 12V$ on $\pm 15V$ supplies, and $\pm 2V$ on an output swing of $\pm 3.5V$ on $\pm 5V$ supplies. Note 4: Full power bandwidth is calculated from the slew rate

measurement: FPBW = $SR/2\pi Vp$.




TYPICAL PERFORMANCE CHARACTERISTICS


Input Common Mode Range vs Supply Voltage


TA = 25°C AVOS < 1mV


+VCM -VCM


5
0
5
10
15
20
SUPPLY VOLTAGE (±V)
























TYPICAL PERFORMANCE CHARACTERISTICS











2














The LT1226 may be inserted directly into HA2541, HA2544, AD847, EL2020 and LM6361 applications, provided that the amplifier configuration is a noise gain of 25 or greater, and the nulling circuitry is removed. The suggested nulling circuit for the LT1226 is shown below.

Offset Nulling

V⁺

5k

2

0.1μF


0.1μF

Layout and Passive Components


As with any high speed operational amplifier, care must be taken in board layout in order to obtain maximum performance. Key layout issues include: use of a ground plane, minimization of stray capacitance at the input pins, short lead lengths, RF-quality bypass capacitors located close to the device (typically 0.01µF to 0.1µF), and use of low ESR bypass capacitors for high drive current applications (typically 1µF to 10µF tantalum). Sockets should be avoided when maximum frequency performance is required, although low profile sockets can provide reasonable performance up to 50MHz. For more details see Design Note 50. Feedback resistors greater than $5k\Omega$ are not recommended because a pole is formed with the input capacitance which can cause peaking. If feedback resistors greater than $5k\Omega$ are used, a parallel capacitor of 5pF to 10pF should be used to cancel the input pole and optimize dynamic performance.

Transient Response

The LT1226 gain bandwidth is 1GHz when measured at 1MHz. The actual frequency response in a gain of +25 is considerably higher than 40MHz due to peaking caused by a second pole beyond the gain of 25 crossover point. This is reflected in the small signal transient response. Higher noise gain configurations exhibit less overshoot as seen in the inverting gain of 25 response.



The large signal response in both inverting and noninverting gain shows symmetrical slewing characteristics. Normally the noninverting response has a much faster rising edge due to the rapid change in input common mode voltage which affects the tail current of the input differential pair. Slew enhancement circuitry has been added to the LT1226 so that the falling edge slew rate is enhanced which balances the noninverting slew rate response.




Input Considerations

Resistors in series with the inputs are recommended for the LT1226 in applications where the differential input voltage exceeds ±6V continuously or on a transient basis. An example would be in noninverting configurations with high input slew rates or when driving heavy capacitive loads. The use of balanced source resistance at each input is recommended for applications where DC accuracy must be maximized.

Capacitive Loading

The LT1226 is stable with all capacitive loads. This is accomplished by sensing the load induced output pole and adding compensation at the amplifier gain node. As the capacitive load increases, both the bandwidth and phase margin decrease so there will be peaking in the frequency

domain and in the transient response. The photo of the small signal response with 1000pF load shows 55% peaking. The large signal response with a 10,000pF load shows the output slew rate being limited by the short circuit current.




The LT1226 can drive coaxial cable directly, but for best pulse fidelity the cable should be doubly terminated with a resistor in series with the output.

Compensation


The LT1226 has a typical gain bandwidth product of 1GHz which allows it to have wide bandwidth in high gain


configurations (i.e., in a gain of 1000 it will have a bandwidth of about 1MHz). The amplifier is stable in a noise gain of 25 so the ratio of the output signal to the inverting input must be 1/25 or less. Straightforward gain configurations of +25 or -24 are stable, but there are a few configurations that allow the amplifier to be stable for lower signal gains (the noise gain, however, remains 25 or more). One example is the inverting amplifier shown in the typical applications sections below. The input signal has a gain of -R_F/R_{IN} to the output, but it is easily seen that this configuration is equivalent to a gain of -24 as far as the amplifier is concerned. Lag compensation can also be used to give a low frequency gain less than 25 with a high frequency gain of 25 or greater. The example below has a DC gain of 6, but an AC gain of +31. The break frequency of the RC combination across the amplifier inputs should be at least a factor of 10 less than the gain bandwidth of the amplifier divided by the high frequency gain (in this case 1/10 of 1GHz/31 or 3MHz).

TYPICAL APPLICATIONS




Compensation for Lower Closed-Loop Gains







SIMPLIFIED SCHEMATIC








100MHz Current Feedback Amplifier with DC Gain Control

FEATURES

- Very Fast Transconductance Amplifier
 - 75MHz Bandwidth
 - $-g_m = 10 \times I_{SET}$
 - Low THD, 0.2% @ 30mV_{RMS} Input
 - Wide I_{SFT} Range, 1µA to 1mA
- Very Fast Current Feedback Amplifier
 - 100MHz Bandwidth
 - 1000V/us Slew Rate
 - 30mA Output Drive Current
 - 0.04% Differential Gain
 - 0.1° Differential Phase
 - High Input Impedance, 25MΩ, 6pF
- Wide Supply Range, ±2V to ±15V
- Inputs Common Mode to Within 1.5V of Supplies
- Outputs Swing Within 0.8V of Supplies
- 7mA Supply Current

APPLICATIONS

- Video DC Restore (Clamp) Circuits
- Video Differential Input Amplifiers
- Video Keyer/Fader Amplifiers
- AGC Amplifiers
- Tunable Filters Oscillators
- TYPICAL APPLICATION **Differential Input Variable Gain Amp**




DESCRIPTION

The LT1228 makes it easy to electronically control the gain of signals from DC to video frequencies. The LT1228 implements gain control with a transconductance amplifier (voltage to current) whose gain is proportional to an externally controlled current. A resistor is typically used to convert the output current to a voltage, which is then amplified with a current feedback amplifier. The LT1228 combines both amplifiers into an 8-pin package, and operates on any supply voltage from 4V (±2V) to 30V (±15V). A complete differential input, gain controlled amplifier can be implemented with the LT1228 and just a few resistors.

The LT1228 transconductance amplifier has a high impedance differential input and a current source output with wide output voltage compliance. The transconductance, g_m, is set by the current that flows into pin 5, I_{SET}. The small signal g_m is equal to ten times the value of I_{SFT} and this relationship holds over several decades of set current. The voltage at pin 5 is two diode drops above the negative supply, pin 4.

The LT1228 current feedback amplifier has very high input impedance and therefore it is an excellent buffer for the output of the transconductance amplifier. The current feedback amplifier maintains its wide bandwidth over a wide range of voltage gains making it easy to interface the transconductance amplifier output to other circuitry. The current feedback amplifier is designed to drive low impedance loads, such as cables, with excellent linearity at high frequencies.


Frequency Response



ABSOLUTE MAXIMUM RATINGS

PACKAGE/ORDER INFORMATION

Supply Voltage	±18V
Input Current, Pins 1, 2, 3, 5, & 8	
Output Short Circuit Duration (Note 1)	Continuous
Operating Temperature Range	
LT1228C	
LT1228M	55°C to 125°C
Storage Temperature Range Junction Temperature	
Plastic Package	
Ceramic Package	175°C
Lead Temperature (Soldering, 10 sec.)	



ELECTRICAL CHARACTERISTICS Current Feedback Amplifier Pins 1, 6, & 8. ± 5 V \leq V_S $\leq \pm 15$ V, I_{SET} = 0 μ A, V_{CM} = 0V unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	T _A = 25°C	0 V	71.0 U.S 10	±3	±10 ±15	mV mV
With the ser	Input Offset Voltage Drift	Program and the state of the st	•		10		μV/°C
I _{IN+}	Non-Inverting Input Current	T _A = 25°C	•	(E)	±0.3	±3 ±10	μA μA
I _{IN} -	Inverting Input Current	T _A = 25°C	•	A tuqt	±10	±65 ±100	μA μA
en	Input Noise Voltage Density	$f = 1 \text{kHz}, R_F = 1 \text{k}\Omega, R_G = 10\Omega, R_S = 0\Omega$	Q 182	and one	6	The state of	nV/√Hz
in	Input Noise Current Density	$f = 1$ kHz, $R_F = 1$ kΩ, $R_G = 10$ Ω, $R_S = 10$ kΩ			1.4		pA√Hz
R _{IN}	Input Resistance	$V_{IN} = \pm 13V$, $V_S = \pm 15V$ $V_{IN} = \pm 3V$, $V_S = \pm 5V$	•	2 2	25 25	moral	MΩ MΩ
CIN	Input Capacitance (Note 2)	V _S = ±5V			6		pF
rigin to y	Input Voltage Range	$V_S = \pm 15V$, $T_A = 25^{\circ}C$ $V_S = \pm 5V$, $T_A = 25^{\circ}C$	•	±13 ±12 ±3 ±2	±13.5 ±3.5	Sept. Sept. Sept.	V V V
CMRR	Common Mode Rejection Ratio	$\begin{array}{l} V_S = \pm 15 V, \ V_{CM} = \pm 13 V, \ T_A = 25^{\circ} C \\ V_S = \pm 15 V, \ V_{CM} = \pm 12 V \\ V_S = \pm 5 V, \ V_{CM} = \pm 3 V, \ T_A = 25^{\circ} C \end{array}$ $\begin{array}{l} V_S = \pm 5 V, \ V_{CM} = \pm 2 V \\ V_S = \pm 5 V, \ V_{CM} = \pm 2 V \end{array}$		55 55 55 55	69 69		dB dB dB
	Inverting Input Current Common Mode Rejection	$V_S = \pm 15V$, $V_{CM} = \pm 13V$, $T_A = 25^{\circ}C$ $V_S = \pm 15V$, $V_{CM} = \pm 12V$ $V_S = \pm 5V$, $V_{CM} = \pm 3V$, $T_A = 25^{\circ}C$ $V_S = \pm 5V$, $V_{CM} = \pm 2V$			2.5	10 10 10 10	μΑ/V μΑ/V μΑ/V μΑ/V
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2V \text{ to } \pm 15V, T_A = 25^{\circ}\text{C}$ $V_S = \pm 3V \text{ to } \pm 15V$		60 60	80		dB dB
	Non-Inverting Input Current Power Supply Rejection	$V_S = \pm 2V$ to $\pm 15V$, $T_A = 25$ °C $V_S = \pm 3V$ to $\pm 15V$	•		10	50 50	nA/V nA/V
M1007	Inverting Input Current Power Supply Rejection	$V_S = \pm 2V$ to $\pm 15V$, $T_A = 25$ °C $V_S = \pm 3V$ to $\pm 15V$			0.1	5 5	μΑ/V μΑ/V

ELECTRICAL CHARACTERISTICS Current Feedback Amplifier Pins 1, 6, & 8. \pm 5V \leq V_S \leq \pm 15V, I_{SET} = 0 μ A, V_{CM} = 0V unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN TYP MAX	UNITS
A _V	Large Signal Voltage Gain	$V_S = \pm 15V$, $V_{OUT} = \pm 10V$, $R_{LOAD} = 1k\Omega$ $V_S = \pm 5V$, $V_{OUT} = \pm 2V$, $R_{LOAD} = 150\Omega$		55 65 65	dB dB
R _{OL}	Transresistance, ΔV _{OUT} /ΔI _{IN} -	$V_S = \pm 15V$, $V_{OUT} = \pm 10V$, $R_{LOAD} = 1k\Omega$ $V_S = \pm 5V$, $V_{OUT} = \pm 2V$, $R_{LOAD} = 150\Omega$		100 200 100 200	kΩ kΩ
V _{OUT}	Maximum Output Voltage Swing	$V_S = \pm 15V, \ R_{LOAD} = 400\Omega, \ T_A = 25^{\circ}C$		±12 ±13.5 ±10	V
	0.75 1.05 1.25	$V_S = \pm 5V$, $R_{LOAD} = 150\Omega$, $T_A = 25^{\circ}C$	•	±3 ±3.7 ±2.5	V
I _{OUT}	Maximum Output Current	$R_{LOAD} = 0\Omega$, $T_A = 25^{\circ}C$	•	30 65 125 25 125	mA mA
Is	Supply Current	V _{OUT} = 0V, I _{SET} = 0V	•	6 11	mA
SR	Slew Rate (Notes 3 and 5)	T _A = 25°C	2 ngi	300 500	V/µs
SR	Slew Rate	$V_S = \pm 15V$, $R_F = 750\Omega$, $R_G = 750\Omega$, $R_L = 400\Omega$		3500	V/µs
t _r	Rise Time (Notes 4 and 5)	T _A = 25°C VCAH = YUOV , VCAL = AV		10 20	ns
BW	Small Signal Bandwidth	$V_S = \pm 15V, R_F = 750\Omega, R_G = 750\Omega, R_L = 100\Omega$		100	MHz
t _r	Small Signal Rise Time	$V_S = \pm 15V, R_F = 750\Omega, R_G = 750\Omega, R_L = 100\Omega$	S afo	3.5	ns
Am	Propagation Delay	$V_S = \pm 15V, R_F = 750\Omega, R_G = 750\Omega, R_L = 100\Omega$	equi	3.5	ns
1/2	Small Signal Overshoot	$V_S = \pm 15V, R_F = 750\Omega, R_G = 750\Omega, R_L = 100\Omega$	001	15	%
ts	Settling Time	0.1%, V_{OUT} = 10V, R_F =1k Ω , R_G = 1k Ω , R_L =1k Ω	10	45	ns
	Differential Gain (Note 6)	$V_S = \pm 15V, R_F = 750\Omega, R_G = 750\Omega, R_L = 1k\Omega$		0.01	%
80	Differential Phase (Note 6)	$V_S = \pm 15V, R_F = 750\Omega, R_G = 750\Omega, R_L = 1k\Omega$		0.01	Deg.
	Differential Gain (Note 6)	$V_S = \pm 15V, R_F = 750\Omega, R_G = 750\Omega, R_L = 150\Omega$		0.04	%
- surquie	Differential Phase (Note 6)	$V_S = \pm 15V, R_F = 750\Omega, R_G = 750\Omega, R_L = 150\Omega$	HER	0.1	Deg.

ELECTRICAL CHARACTERISTICS Transconductance Amplifier Pins 1, 2, 3, & $5.\pm5V \le V_S \le \pm15V$, $I_{SET} = 100\mu$ A, $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER (saltus 3) a	CONDITIONS		MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	I _{SET} = 1mA, T _A = 25°C	•	all nine when is	0.5	5	m\v m\v
	Input Offset Voltage Drift	b.w-	•		10	outder en	μV/°C
I _{OS}	Input Offset Current	$T_A = 25^{\circ}C$	•		40	200 500	nA nA
IB	Input Bias Current	$T_A = 25$ °C	•		0.4	1 5	μA μA
en	Input Noise Voltage Density	f = 1kHz			20		nV/√Hz
R _{IN}	Input Resistance-Differential Mode	V _{IN} ≈ ±30mV	•	30	200		kΩ
	Input Resistance-Common Mode	$V_S = \pm 15V$, $V_{CM} = \pm 12V$ $V_S = \pm 5V$, $V_{CM} = \pm 2V$	•	50 50	1000 1000		ΩM ΩM
CIN	Input Capacitance				3	50	pF
	Input Voltage Range	$V_S = \pm 15V$, $T_A = 25^{\circ}C$ $V_S = \pm 15V$ $V_S = \pm 5V$, $T_A = 25^{\circ}C$ $V_S = \pm 5V$		±13 ±12 ±3 ±2	±14		V V V

ELECTRICAL CHARACTERISTICS Transconductance Amplifier Pins 1, 2, 3, & 5. \pm 5V \leq V_S \leq \pm 15V, I_{SET} = 100 μ A, V_{CM} = 0V unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN TYP	MAX	UNITS
CMRR	Common Mode Rejection Ratio	$V_S = \pm 15V$, $V_{CM} = \pm 13V$, $T_A = 25^{\circ}C$ $V_S = \pm 15V$, $V_{CM} = \pm 12V$ $V_S = \pm 5V$, $V_{CM} = \pm 3V$, $T_A = 25^{\circ}C$ $V_S = \pm 5V$, $V_{CM} = \pm 2V$	•	60 100 60 60 100 60		dB dB dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2V \text{ to } \pm 15V, T_A = 25^{\circ}\text{C}$ $V_S = \pm 3V \text{ to } \pm 15V$	9-4	60 100 60	. 1	dB dB
g _m	Transconductance	I _{SET} = 100μA, I _{OUT} = ±30μA, T _A = 25°C		0.75 1.00	1.25	μA/mV
¥	Transconductance Drift			-0.33		%/°C
lout	Maximum Output Current	I _{SET} = 100μA	•	70 100	130	μА
I _{OL}	Output Leakage Current	$I_{SET} = 0\mu A (+I_{IN} \text{ of CFA}), T_A = 25^{\circ}C$		0.3	3	μA μA
V _{OUT}	Maximum Output Voltage Swing	$V_S = \pm 15V$, R1 = ∞ $V_S = \pm 5V$, R1 = ∞	•	±13 ±14 ±3 ±4		V
R ₀	Output Resistance	$V_S = \pm 15V$, $V_{OUT} = \pm 13V$ $V_S = \pm 5V$, $V_{OUT} = \pm 3V$	•	2 8 2 8	P. 1	MΩ MΩ
tho.	Output Capacitance (Note 2)	V _S = ±5V		6		pF
Is	Supply Current, Both Amps	I _{SET} = 1mA	•	9	15	mA
THD	Total Harmonic Distortion	$V_{IN} = 30 \text{mV}_{RMS}$ at 1kHz, R1 = $100 \text{k}\Omega$		0.2		%
BW	Small Signal Bandwidth	R1 = 50Ω, I _{SET} = 500μA		80		MHz
t _r	Small Signal Rise Time	R1 = 50Ω, I _{SET} = 500μA, 10%-90%	/3	5	alic -	ns
haf	Propagation Delay	R1 = 50Ω, I _{SET} = 500μA, 50%-50%	VA n	5		ns

The lacktriangle denotes specifications which apply over the operating temperature range.

Note 1: A heatsink may be required depending on the power supply voltage.

Note 2: This is the total capacitance at pin 1. It includes the input capacitance of the current feedback amplifier and the output capacitance of the transconductance amplifier.


Note 3: Slew rate is measured at $\pm 5V$ on a $\pm 10V$ output signal while operating on $\pm 15V$ supplies with $R_F=1k\Omega$, $R_G=110\Omega$ and $R_L=400\Omega$. The slew rate is much higher when the input is overdriven, see the applications section.


Note 4: Rise time is measured from 10% to 90% on a ± 500 mV output signal while operating on ± 15 V supplies with $R_F=1$ k Ω , $R_G=110\Omega$ and $R_L=100\Omega$. This condition is not the fastest possible, however, it does guarantee the internal capacitances are correct and it makes automatic testing practical.


Note 5: AC parameters are 100% tested on the ceramic and plastic DIP packaged parts (J and N suffix) and are sample tested on every lot of the SO packaged parts (S suffix).

Note 6: NTSC composite video with an output level of 2V.


TYPICAL PERFORMANCE CHARACTERISTICS Transconductance Amplifier, Pins 1, 2, 3 & 5










Total Harmonic Distortion vs













Small Signal Control Path














TYPICAL PERFORMANCE CHARACTERISTICS Current Feedback Amplifier, Pins 1, 6 & 8



























TYPICAL PERFORMANCE CHARACTERISTICS Current Feedback Amplifier, Pins 1, 6 & 8











2


















TYPICAL PERFORMANCE CHARACTERISTICS Current Feedback Amplifier, Pins 1, 6 & 8







SIMPLIFIED SCHEMATIC



2

APPLICATIONS INFORMATION

The LT1228 contains two amplifiers, a transconductance amplifier (voltage to current) and a current feedback amplifier (voltage to voltage). The gain of the transconductance amplifier is proportional to the current that is externally programmed into pin 5. Both amplifiers are designed to operate on almost any available supply voltage from 4V (\pm 2V) to 30V (\pm 15V). The output of the transconductance amplifier is connected to the non-inverting input of the current feedback amplifier so that both fit into an eight pin package.

TRANSCONDUCTANCE AMPLIFIER


The LT1228 transconductance amplifier has a high impedance differential input (pins 2 and 3) and a current source output (pin 1) with wide output voltage compliance. The voltage to current gain or transconductance (gm) is set by the current that flows into pin 5, I_{SFT}. The voltage at pin 5 is two forward biased diode drops above the negative supply, pin 4. Therefore the voltage at pin 5 (with respect to V-) is about 1.2V and changes with the log of the set current (120mV/decade), see the characteristic curves. The temperature coefficient of this voltage is about -4mV/ °C (-3300ppm/°C) and the temperature coefficient of the logging characteristic is +3300ppm/°C. It is important that the current into pin 5 be limited to less than 15mA. THE LT1228 WILL BE DESTROYED IF PIN 5 IS SHORTED TO GROUND OR TO THE POSITIVE SUPPLY. A limiting resistor $(2k\Omega \text{ or so})$ should be used to prevent more than 15mA from flowing into pin 5.

The small signal transconductance (g_m) is equal to ten times the value of I_{SET} (in mA/mV) and this relationship holds over many decades of set current (see the characteristic curves). The transconductance is inversely proportional to absolute temperature ($-3300 ppm/^{\circ}C$). The input stage of the transconductance amplifier has been designed to operate with much larger signals than is possible with an ordinary diff-amp. The transconductance of the input stage varies much less than 1% for differential input signals over a ± 30 mV range (see the characteristic curve Small Signal Transconductance vs DC Input Voltage).

Resistance Controlled Gain

If the set current is to be set or varied with a resistor or potentiometer it is possible to use the negative temperature coefficient at pin 5 (with respect to pin 4) to compensate for the negative temperature coefficient of the transconductance. The easiest way is to use an LT1004-2.5, a 2.5V reference diode, as shown below:

Temperature Compensation of gm with a 2.5V Reference



The current flowing into pin 5 has a positive temperature coefficient that cancels the negative coefficient of the transconductance. The following derivation shows why a 2.5V reference results in zero gain change with temperature:

Since
$$g_m = \frac{q}{kT} \times \frac{I_{SET}}{3.87} = 10 \times I_{SET}$$

and $V_{be} = E_g - \frac{akT}{q}$ where $a = In \left(\frac{cT^n}{Ic}\right) \approx 19.4$ at 27°C $(c = 0.001, n = 3, Ic = 100\mu A)$

 E_g is about 1.25V so the 2.5V reference is $2E_g$. Solving the loop for the set current gives:

$$I_{SET} = \frac{2E_g - 2\left(E_g - \frac{akT}{q}\right)}{R} \text{ or } I_{SET} = \frac{2akT}{Rq}$$

Substituting into the equation for transconductance gives:


$$g_{\rm m} = \frac{a}{1.94 \rm R} = \frac{10}{\rm R}$$

The temperature variation in the term "a" can be ignored since it is much less than that of the term "T" in the equation for V_{be} . Using a 2.5V source this way will maintain the gain constant within 1% over the full temperature range of -55° C to $+125^{\circ}$ C. If the 2.5V source is off by 10%, the gain will vary only about $\pm 6\%$ over the same temperature range.

We can also temperature compensate the transconductance without using a 2.5V reference if the negative power supply is regulated. A Thevenin equivalent of 2.5V is generated from two resistors to replace the reference. The two resistors also determine the maximum set current, approximately $1.1V/R_{TH}$. By rearranging the Thevenin equations to solve for R4 and R6 we get the following equations in terms of R_{TH} and the negative supply, V_{FF} .

R4 =
$$\frac{R_{TH}}{\left(1 - \frac{2.5V}{V_{FE}}\right)}$$
 and R6 = $\frac{R_{TH}V_{EE}}{2.5V}$

Temperature Compensation of gm with a Thevenin Voltage




Voltage Controlled Gain

To use a voltage to control the gain of the transconductance amplifier requires converting the voltage into a current that flows into pin 5. Because the voltage at pin 5 is two

diode drops above the negative supply, a single resistor from the control voltage source to pin 5 will suffice in many applications. The control voltage is referenced to the negative supply and has an offset of about 900mV. The conversion will be monotonic, but the linearity is determined by the change in the voltage at pin 5 (120mV per decade of current). The characteristic is very repeatable since the voltage at pin 5 will vary less than ±5% from part to part. The voltage at pin 5 also has a negative temperature coefficient as described in the previous section. When the gain of several LT1228s are to be varied together, the current can be split equally by using equal value resistors to each pin 5.

For more accurate (and linear) control, a voltage to current converter circuit using one op amp can be used. The following circuit has several advantages. The input no longer has to be referenced to the negative supply and the input can be either polarity (or differential). This circuit works on both single and split supplies since the input voltage and the pin 5 voltage are independent of each other. The temperature coefficient of the output current is set by R5.



Digital control of the transconductance amplifier gain is done by converting the output of a DAC to a current flowing into pin 5. Unfortunately most current output DACs sink rather than source current and do not have output

2

APPLICATIONS INFORMATION

compliance compatible with pin 5 of the LT1228. Therefore, the easiest way to digitally control the set current is to use a voltage output DAC and a voltage to current circuit. The previous voltage to current converter will take the output of any voltage output DAC and drive pin 5 with a proportional current. The R, 2R CMOS multiplying DACs operating in the voltage switching mode work well on both single and split supplies with the above circuit.

Logarithmic control is often easier to use than linear control. A simple circuit that doubles the set current for each additional volt of input is shown in the voltage controlled state variable filter application near the end of this data sheet.


Transconductance Amplifier Frequency Response


The bandwidth of the transconductance amplifier is a function of the set current as shown in the characteristic curves. At set currents below $100\mu A$, the bandwidth is approximately:

$$-3dB$$
 bandwidth = 3×10^{11} I_{SET}

The peak bandwidth is about 80MHz at 500 μ A. When a resistor is used to convert the output current to a voltage, the capacitance at the output forms a pole with the resistor. The best case output capacitance is about 5pF with ± 15 V supplies and 6pF with ± 5 V supplies. You must add any PC board or socket capacitance to these values to get the total output capacitance. When using a 1k Ω resistor at the output of the transconductance amp, the output capacitance limits the bandwidth to about 25MHz.

The output slew rate of the transconductance amplifier is the set current divided by the output capacitance, which is 6pF plus board and socket capacitance. For example with the set current at 1mA, the slew rate would be over $100V/\mu s$.





LT1228 • TA06


CURRENT FEEDBACK AMPLIFIER


The LT1228 current feedback amplifier has very high non-inverting input impedance and is therefore an excellent buffer for the output of the transconductance amplifier. The non-inverting input is at pin 1, the inverting input at pin 8 and the output at pin 6. The current feedback amplifier maintains its wide bandwidth for almost all voltage gains making it easy to interface the output levels of the transconductance amplifier to other circuitry. The current feedback amplifier is designed to drive low impedance loads such as cables with excellent linearity at high frequencies.

Feedback Resistor Selection

The small signal bandwidth of the LT1228 current feedback amplifier is set by the external feedback resistors and the internal junction capacitors. As a result, the bandwidth is a function of the supply voltage, the value of the feedback resistor, the closed loop gain and load resistor. The characteristic curves of bandwidth versus supply voltage are done with a heavy load (100 Ω) and a light load (1k Ω) to show the effect of loading. These graphs also

show the family of curves that result from various values of the feedback resistor. These curves use a solid line when the response has less than 0.5dB of peaking and a dashed line for the response with 0.5dB to 5dB of peaking. The curves stop where the response has more than 5dB of peaking.






LT1228 • TA07


At a gain of two, on $\pm 15V$ supplies with a 750Ω feedback resistor, the bandwidth into a light load is over 160MHz without peaking, but into a heavy load the bandwidth reduces to 100MHz. The loading has so much effect because there is a mild resonance in the output stage that enhances the bandwidth at light loads but has its Ω reduced by the heavy load. This enhancement is only useful at low gain settings, at a gain of ten it does not boost the bandwidth. At unity gain, the enhancement is so effective the value of the feedback resistor has very little effect on the bandwidth. At very high closed loop gains, the bandwidth is limited by the gain bandwidth product of about 1GHz. The curves show that the bandwidth at a closed loop gain of 100 is 10MHz, only one tenth what it is at a gain of two.

Capacitance on the Inverting Input

Current feedback amplifiers want resistive feedback from the output to the inverting input for stable operation. Take care to minimize the stray capacitance between the output and the inverting input. Capacitance on the inverting input to ground will cause peaking in the frequency response (and over shoot in the transient response), but it does not degrade the stability of the amplifier. The amount of capacitance that is necessary to cause peaking is a function of the closed loop gain taken. The higher the gain, the more capacitance is required to cause peaking. For example, in a gain of 100 application, the bandwidth can be increased from 10MHz to 17MHz by adding a 2200pF capacitor, as shown below. C_G must have very low series resistance, such as silver mica.



Boosting Bandwidth of High Gain Amplifier
with Capacitance On Inverting Input




Capacitive Loads

The LT1228 current feedback amplifier can drive capacitive loads directly when the proper value of feedback resistor is used. The graph of Maximum Capacitive Load vs Feedback Resistor should be used to select the appropriate value. The value shown is for 5dB peaking when driving a $1k\Omega$ load, at a gain of 2. This is a worst case condition, the amplifier is more stable at higher gains, and driving heavier loads. Alternatively, a small resistor $(10\Omega$ to $20\Omega)$ can be put in series with the output to isolate the capacitive load from the amplifier output. This has the advantage that the amplifier bandwidth is only reduced when the capacitive load is present and the disadvantage that the gain is a function of the load resistance.

Slew Rate

The slew rate of the current feedback amplifier is not independent of the amplifier gain configuration the way it is in a traditional op amp. This is because the input stage and the output stage both have slew rate limitations. The input stage of the LT1228 current feedback amplifier slews at about $100V/\mu s$ before it becomes non-linear. Faster input signals will turn on the normally reverse biased emitters on the input transistors and enhance the slew rate significantly. This enhanced slew rate can be as much as $3500V/\mu s$!


Current Feedback Amp Large Signal Response $V_S=\pm 15V,\ R_F=R_G=750\Omega$ Slew Rate Enhanced



LT1228 • TA10

The output slew rate is set by the value of the feedback resistors and the internal capacitance. At a gain of ten with a $1k\Omega$ feedback resistor and $\pm 15V$ supplies, the output slew rate is typically $+500V/\mu s$ and $-850V/\mu s$. There is no input stage enhancement because of the high gain. Larger feedback resistors will reduce the slew rate as will lower supply voltages, similar to the way the bandwidth is reduced.

Current Feedback Amp Large Signal Response $V_S = \pm 15V$, $R_F = 1k$, $R_G = 110\Omega$, $R_L = 400\Omega$



LT1228 • TA11

Settling Time

The characteristic curves show that the LT1228 current feedback amplifier settles to within 10mV of final value in 40ns to 55ns for any output step less than 10V. The curve of settling to 1mV of final value shows that there is a slower thermal contribution up to $20\mu s$. The thermal settling component comes from the output and the input stage. The output contributes just under 1mV/V of output change and the input contributes $300\mu V/V$ of input change. Fortunately the input thermal tends to cancel the output thermal. For this reason the non-inverting gain of two configuration settles faster than the inverting gain of one.

Power Supplies

The LT1228 amplifiers will operate from single or split supplies from $\pm 2V$ (4V total) to $\pm 18V$ (36V total). It is not necessary to use equal value split supplies, however the offset voltage and inverting input bias current of the current feedback amplifier will degrade. The offset voltage changes about $350\mu V/V$ of supply mismatch, the inverting bias current changes about $2.5\mu A/V$ of supply mismatch.

Power Dissipation

The worst case amplifier power dissipation is the total of the quiescent current times the total power supply voltage plus the power in the IC due to the load. The quiescent supply current of the LT1228 transconductance amplifier is equal to 3.5 times the set current at all temperatures. The quiescent supply current of the LT1228 current feedback amplifier has a strong negative temperature coefficient and at 150°C is less than 7mA, typically only 4.5mA. The power in the IC due to the load is a function of the output voltage, the supply voltage and load resistance. The worst case occurs when the output voltage is at half supply, if it can go that far, or its maximum value if it cannot reach half supply.

For example, let's calculate the worst case power dissipation in a variable gain video cable driver operating on $\pm 12V$ supplies that delivers a maximum of 2V into 150Ω . The maximum set current is 1mA.

$$P_{D} = 2V_{S} (I_{SMAX} + 3.5I_{SET}) + (V_{S} - V_{OMAX}) \frac{V_{OMAX}}{R_{L}}$$

$$P_{D} = 2 \times 12V \times [7mA + (3.5 \times 1mA)] + (12V - 2V) \frac{2V}{150\Omega}$$

$$= 0.252 + 0.133 = 0.385W$$

The total power dissipation times the thermal resistance of the package gives the temperature rise of the die above ambient. The above example in SO8 surface mount package (thermal resistance is 150°C/W) gives:

Temperature Rise =
$$P_D\theta_{JA}$$
 = 0.385W × 150°C/W = 57.75°C

Therefore the maximum junction temperature is 70°C + 57.75°C or 127.75°C, well under the absolute maximum junction temperature for plastic packages of 150°C.

TYPICAL APPLICATIONS

Basic Gain Control

The basic gain controlled amplifier is shown on the front page of the data sheet. The gain is directly proportional to the set current. The signal passes through three stages from the input to the output.

First the input signal is attenuated to match the dynamic range of the transconductance amplifier. The attenuator should reduce the signal down to less than 100mV peak. The characteristic curves can be used to estimate how much distortion there will be at maximum input signal. For single ended inputs eliminate R2A or R3A.

The signal is then amplified by the transconductance amplifier (g_m) and referred to ground. The voltage gain of the transconductance amplifier is:

$$g_m \times R1 = 10 \times I_{SET} \times R1$$

Lastly the signal is buffered and amplified by the current feedback amplifier (CFA). The voltage gain of the current feedback amplifier is:

$$1 + \frac{R_F}{R_G}$$

The overall gain of the gain controlled amplifier is the product of all three stages:


$$A_V = \left(\frac{R3}{R3 + R3A}\right) \times 10 \times I_{SET} \times R1 \times \left(1 + \frac{R_F}{R_G}\right)$$

More than one output can be summed into R1 because the output of the transconductance amplifier is a current. This is the simplest way to make a video mixer.

2


TYPICAL APPLICATIONS

Video Fader



The video fader uses the transconductance amplifiers from two LT1228s in the feedback loop of another current feedback amplifier, the LT1223. The amount of signal from each input at the output is set by the ratio of the set currents of the two LT1228s, not by their absolute value. The bandwidth of the current feedback amplifier is inversely proportional to the set current in this configuration. Therefore, the set currents remain high over most of the pot's range, keeping the bandwidth over 15MHz even when the signal is attenuated 20dB. The pot is set up to completely turn off one LT1228 at each end of the rotation.

Video DC Restore (Clamp) Circuit




The video restore (clamp) circuit restores the black level of the composite video to zero volts at the beginning of every line. This is necessary because AC coupled video changes DC level as a function of the average brightness of the picture. DC restoration also rejects low frequency noise such as hum.

The circuit has two inputs: composite video and a logic signal. The logic signal is high except during the back porch time right after the horizontal sync pulse. While the logic is high, the PNP is off and I_{SET} is zero. With I_{SET} equal to zero the feedback to pin 2 has no affect. The video input drives the non-inverting input of the current feedback amplifier whose gain is set by R_{F} and R_{G} . When the logic signal is low, the PNP turns on and I_{SET} goes to about 1mA. Then the transconductance amplifier charges the capacitor to force the output to match the voltage at pin 3, in this case zero volts.

This circuit can be modified so that the video is DC coupled by operating the amplifier in an inverting configuration. Just ground the video input shown and connect $R_{\rm G}$ to the video input instead of to ground.

TYPICAL APPLICATIONS

Single Supply Wien Bridge Oscillator




In this application the LT1228 is biased for operation from a single supply. An artificial signal ground at half supply voltage is generated with two $10 k\Omega$ resistors and bypassed with a capacitor. A capacitor is used in series with R_G to set the DC gain of the current feedback amplifier to unity.

The transconductance amplifier is used as a variable resistor to control gain. A variable resistor is formed by driving the inverting input and connecting the output back to it. The equivalent resistor value is the inverse of the g_m . This works with the $1.8k\Omega$ resistor to make a variable attenuator. The 1MHz oscillation frequency is set by the Wien bridge network made up of two 1000pF capacitors and two 160Ω resistors.

For clean sine wave oscillation, the circuit needs a net gain of one around the loop. The current feedback amplifier has a gain of 34 to keep the voltage at the transconductance amplifier input low. The Wien bridge has an attenuation of

3 at resonance; therefore the attenuation of the $1.8k\Omega$ resistor and the transconductance amplifier must be about 11, resulting in a set current of about $600\mu A$ at oscillation. At start up there is no set current and therefore no attenuation for a net gain of about 11 around the loop. As the output oscillation builds up it turns on the PNP transistor which generates the set current to regulate the output voltage.

12 MHz Negative Resistance LC Oscillator




This oscillator uses the transconductance amplifier as a negative resistor to cause oscillation. A negative resistor results when the positive input of the transconductance amplifier is driven and the output is returned to it. In this example a voltage divider is used to lower the signal level at the positive input for less distortion. The negative resistor will not DC bias correctly unless the output of the transconductance amplifier drives a very low resistance. Here it sees an inductor to ground so the gain at DC is zero. The oscillator needs negative resistance to start and that is provided by the $4.3 \mathrm{k}\Omega$ resistor to pin 5. As the output level rises it turns on the PNP transistor and in turn the NPN which steals current from the transconductance amplifier bias input.

2


TYPICAL APPLICATIONS

Filters

Single Pole Low/High/Allpass Filter



Allpass Filter Phase Response




Using the variable transconductance of the LT1228 to make variable filters is easy and predictable. The most straight forward way is to make an integrator by putting a capacitor at the output of the transconductance amp and buffering it with the current feedback amplifier. Because the input bias current of the current feedback amplifier must be supplied by the transconductance amplifier, the set current should not be operated below $10\mu A$. This limits the filters to about a 100:1 tuning range.

The Single Pole circuit realizes a single pole filter with a corner frequency (f_c) proportional to the set current. The

values shown give a 100kHz corner frequency for 100 μ A set current. The circuit has two inputs, a lowpass filter input and a highpass filter input. To make a lowpass filter, ground the highpass input and drive the lowpass input. Conversely for a highpass filter, ground the lowpass input and drive the highpass input. If both inputs are driven, the result is an allpass filter or phase shifter. The allpass has flat amplitude response and 0° phase shift at low frequencies, going to -180° at high frequencies. The allpass filter has -90° phase shift at the corner frequency.

TYPICAL APPLICATIONS

Voltage Controlled State Variable Filter



The state variable filter has both lowpass and bandpass outputs. Each LT1228 is configured as a variable integrator whose frequency is set by the attenuators, the capacitors and the set current. Because the integrators have both positive and negative inputs, the additional op amp normally required is not needed. The input attenuators set the circuit up to handle $3V_{PP}$ signals.

The set current is generated with a simple circuit that gives logarithmic voltage to current control. The two PNP transistors should be a matched pair in the same package for


best accuracy. If discrete transistors are used, the $51k\Omega$ resistor should be trimmed to give proper frequency response with V_C equal zero. The circuit generates $100\mu A$ for V_C equal zero volts and doubles the current for every additional volt. The two $3k\Omega$ resistors divide the current between the two LT1228s. Therefore the set current of each amplifier goes from $50\mu A$ to $800\mu A$ for a control voltage of 0V to 4V. The resulting filter is at 100kHz for V_C equal zero, and changes it one octave/V of control input.




2

TYPICAL APPLICATIONS


RF AGC Amp (Leveling Loop)



Inverting Amplifier with DC Output Less Than 5mV



Amplitude Modulator





Dual and Quad 100MHz Current Feedback Amplifiers

FEATURES

- 100MHz Bandwidth
- 1000V/µs Slew Rate
- Low Cost
- 30mA Output Drive Current
- 0.04% Differential Gain
- 0.1° Differential Phase
- High Input Impedance, 25MΩ, 3pF
- Wide Supply Range, ±2V to ±15V
- Low Supply Current, 6mA Per Amplifier
- Inputs Common Mode to Within 1.5V of Supplies
- Outputs Swing Within 0.8V of Supplies

APPLICATIONS

- Video Instrumentation Amplifiers
- Cable Drivers
- RGB Amplifiers
- Test Equipment Amplifiers

DESCRIPTION


The LT1229 and LT1230 dual and quad 100MHz current feedback amplifiers are designed for maximum performance in small packages. Using industry standard pinouts, the dual is available in the 8-pin miniDIP and the 8-pin SO package while the quad is in the 14-pin DIP and 14-pin SO. The amplifiers are designed to operate on almost any available supply voltage from 4V (\pm 2V) to 30V (\pm 15V).

These current feedback amplifiers have very high input impedance and make excellent buffer amplifiers. They maintain their wide bandwidth for almost all closed loop voltage gains. The amplifiers drive over 30mA of output current and are optimized to drive low impedance loads, such as cables, with excellent linearity at high frequencies.


The LT1229 and LT1230 are manufactured on Linear Technology's proprietary complementary bipolar process. For a single amplifier like these see the LT1227 and for better DC accuracy see the LT1223.

TYPICAL APPLICATION

Video Loop Through Amplifier



Loop Through Amplifier Frequency Response




2

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	
Input Current	
Output Short Circuit Duration (Note 1) .	Continuous
Operating Temperature Range	
LT1229C, LT1230C	0°C to 70°C
LT1229M, LT1230M	55°C to 125°C
Storage Temperature Range	
Junction Temperature	
Plastic Package	150°C
Ceramic Package	
Lead Temperature (Soldering, 10 sec.)	300°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS

Each Amplifier, $V_{CM} = 0V$, $\pm 5V \le V_S = \pm 15V$, pulse tested unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Vos	Input Offset Voltage	T _A = 25°C		(Ely sarehor	±3	±10 ±15	mV mV
20	Input Offset Voltage Drift	0.1%. Vion a 10V. Re - 140. Res 184.	•		10	mo e T	μV/°C
I _{IN+}	Non-Inverting Input Current	T _A = 25°C		etott) ,n	±0.3	±3 ±10	μA μA
I _{IN} -	Inverting Input Current	T _A = 25°C		etoVa in	±10	±50 ±100	μA μA
en	Input Noise Voltage Density	$f = 1 \text{kHz}, R_F = 1 \text{k}\Omega, R_G = 10\Omega, R_S = 0\Omega$	10.0	097) . 034	6	mare IF	nV/√Hz
in	Input Noise Current Density	$f = 1 \text{kHz}, R_F = 1 \text{k}\Omega, R_G = 10\Omega, R_S = 10 \text{k}\Omega$	a Direct	al thinks	1.4	certa settop	pA∕√Hz
R _{IN}	Input Resistance	$V_{IN} = \pm 13V$, $V_S = \pm 15V$ $V_{IN} = \pm 3V$, $V_S = \pm 5V$:	2 2	25 25	ne stead	MΩ MΩ
CIN	Input Capacitance	R lago ettre lengtz	diane	ne mai	3	arr work bu	pF
evoo n torrafic torrafic	Input Voltage Range	$V_S = \pm 15V$, $T_A = 25^{\circ}C$ $V_S = \pm 5V$, $T_A = 25^{\circ}C$		±13 ±12 ±3 ±2	±13.5	na power at a birno f one operate the soppity	V V V
CMRR	Common Mode Rejection Ratio	$\begin{split} V_S &= \pm 15 \text{V, } V_{CM} = \pm 13 \text{V, } T_A = 25 ^{\circ}\text{C} \\ V_S &= \pm 15 \text{V, } V_{CM} = \pm 12 \text{V} \\ V_S &= \pm 5 \text{V, } V_{CM} = \pm 3 \text{V, } T_A = 25 ^{\circ}\text{C} \\ V_S &= \pm 5 \text{V, } V_{CM} = \pm 2 \text{V} \end{split}$		55 55 55 55	69 69	allisch sta noltaes de d erez wel viets ho	dB dB dB

ELECTRICAL CHARACTERISTICS

Each Amplifier, $V_{CM} = 0V$, $\pm 5V \le V_S = \pm 15V$, pulse tested unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
8L1 8L	Inverting Input Current Common Mode Rejection	$\begin{array}{l} V_S = \pm 15 V, \ V_{CM} = \pm 13 V, \ T_A = 25 ^{\circ} C \\ V_S = \pm 15 V, \ V_{CM} = \pm 12 V \\ V_S = \pm 5 V, \ V_{CM} = \pm 3 V, \ T_A = 25 ^{\circ} C \\ V_S = \pm 5 V, \ V_{CM} = \pm 2 V \end{array}$	100	Ouratio re Rag	2.5	10 10 10 10	μΑ/V μΑ/V μΑ/V μΑ/V
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2V \text{ to } \pm 15V, T_A = 25^{\circ}\text{C}$ $V_S = \pm 3V \text{ to } \pm 15V$	•	60 60	80	NE ST	dB dB
RKING	Non-Inverting Input Current Power Supply Rejection	$V_S = \pm 2V \text{ to } \pm 15V, T_A = 25^{\circ}\text{C}$ $V_S = \pm 3V \text{ to } \pm 15V$	•	e mari	10	50 50	nA/V nA/V
	Inverting Input Current Power Supply Rejection	$V_S = \pm 2V$ to $\pm 15V$, $T_A = 25$ °C $V_S = \pm 3V$ to $\pm 15V$	•	4 2 3 3 4 3 4 3 4 4 4 4 4 4 4 4 4 4 4 4	0.1	5 5	μΑ/V μΑ/V
A _V	Large Signal Voltage Gain, (Note 2)	$V_S = \pm 15V$, $V_{OUT} = \pm 10V$, $R_L = 1k\Omega$ $V_S = \pm 5V$, $V_{OUT} = \pm 2V$, $R_L = 150\Omega$	•	55 55	65 65	313 1171	dB dB
R _{OL}	Transresistance, ΔV _{OUT} /ΔI _{IN} -, (Note 2)	$V_S = \pm 15V$, $V_{OUT} = \pm 10V$, $R_L = 1k\Omega$ $V_S = \pm 5V$, $V_{OUT} = \pm 2V$, $R_L = 150\Omega$	•	100 100	200 200		kΩ kΩ
V _{OUT}	Maximum Output Voltage Swing, (Note 2)	$V_S = \pm 15V$, $R_L = 400\Omega$, $T_A = 25^{\circ}C$ $V_S = \pm 5V$, $R_L = 150\Omega$, $T_A = 25^{\circ}C$	•	±12 ±10 ±3 ±2.5	±13.5 ±3.7		V V V
I _{OUT}	Maximum Output Current	$R_L = 0\Omega$, $T_A = 25$ °C		30	65	125	mA
Is	Supply Current, (Note 3)	V _{OUT} = 0V, Each Amplifier, T _A = 25°C	•		6	9.5 11	mA mA
SR	Slew Rate, (Notes 4 and 6)	T _A = 25°C		300	700		V/µs
SR	Slew Rate	$V_S = \pm 15V$, $R_F = 750\Omega$, $R_G = 750\Omega$, $R_L = 400\Omega$		2100000	2500	Mary - Mary 18	V/µs
t _r	Rise Time, (Notes 5 and 6)	T _A = 25°C		HH.	10	20	ns
BW	Small Signal Bandwidth	$V_S = \pm 15V$, $R_F = 750\Omega$, $R_G = 750\Omega$, $R_L = 100\Omega$	1 24	A VCt.	100	161.1	MHz
t _r	Small Signal Rise Time	$V_S = \pm 15V, R_F = 750\Omega, R_G = 750\Omega, R_L = 100\Omega$			3.5	185	ns
Vm.	Propagation Delay	$V_S = \pm 15V, R_F = 750\Omega, R_G = 750\Omega, R_L = 100\Omega$		epairo	3.5		ns
Vm.	Small Signal Overshoot	$V_S = \pm 15V, R_F = 750\Omega, R_G = 750\Omega, R_L = 100\Omega$			15		%
ts	Settling Time	0.1%, $V_{OUT} = 10V$, $R_F = 1k\Omega$, $R_G = 1k\Omega$, $R_L = 1k\Omega$	111	1) anado	45		ns
Ada	Differential Gain, (Note 7)	$V_S = \pm 15V$, $R_F = 750\Omega$, $R_G = 750\Omega$, $R_L = 1k\Omega$	11911	D kagni	0.01	rtsk. T	%
752	Differential Phase, (Note 7)	$V_S = \pm 15V$, $R_F = 750\Omega$, $R_G = 750\Omega$, $R_L = 1k\Omega$			0.01		Deg.
Maj Maj	Differential Gain, (Note 7)	$V_S = \pm 15V, \ R_F = 750\Omega, \ R_G = 750\Omega, \ R_L = 150\Omega$		301100	0.04		%
allaga I	Differential Phase, (Note 7)	$V_S = \pm 15V, R_F = 750\Omega, R_G = 750\Omega, R_L = 150\Omega$	rilian	of the same of the	0.1		Deg.

The • denotes specifications which apply over the operating temperature

Note 1: A heatsink may be required depending on the power supply voltage and how many amplifiers are shorted.

Note 2: The power tests done on ±15V supplies are done on only one amplifier at a time to prevent excessive junction temperatures when testing at maximum operating temperature.

Note 3: The supply current of the LT1229, LT1230 has a negative temperature coefficient. For more information see the application information section.

Note 4: Slew rate is measured at $\pm 5V$ on a $\pm 10V$ output signal while operating on $\pm 15V$ supplies with $R_F=1k\Omega$, $R_G=110\Omega$ and $R_L=400\Omega$. The

slew rate is much higher when the input is overdriven and when the amplifier is operated inverting, see the applications section.


Note 5: Rise time is measured from 10% to 90% on a ± 500 mV output signal while operating on $\pm 15V$ supplies with $R_F=1k\Omega$, $R_G=110\Omega$ and $R_L=100\Omega$. This condition is not the fastest possible, however, it does guarantee the internal capacitances are correct and it makes automatic testing practical.


Note 6: AC parameters are 100% tested on the ceramic and plastic DIP packaged parts (J and N suffix) and are sample tested on every lot of the SO packaged parts (S suffix).


Note 7: NTSC composite video with an output level of 2Vp.

TYPICAL PERFORMANCE CHARACTERISTICS TO THE PERFORMA


(DEGREES)











Voltage Gain and Phase vs Frequency, Gain = 20dB















Voltage Gain and Phase vs










-3dB Bandwidth vs Supply





TYPICAL PERFORMANCE CHARACTERISTICS



























TYPICAL PERFORMANCE CHARACTERISTICS







SIMPLIFIED SCHEMATIC




The LT1229 and LT1230 are very fast dual and quad current feedback amplifiers. Because they are current feedback amplifiers, they maintain their wide bandwidth over a wide range of voltage gains. These amplifiers are designed to drive low impedance loads such as cables with excellent linearity at high frequencies.

Feedback Resistor Selection

The small signal bandwidth of the LT1229/LT1230 is set by the external feedback resistors and the internal junction capacitors. As a result, the bandwidth is a function of the supply voltage, the value of the feedback resistor, the closed loop gain and load resistor. The characteristic curves of bandwidth versus supply voltage are done with a heavy load (100Ω) and a light load ($1k\Omega$) to show the effect of loading. These graphs also show the family of curves that result from various values of the feedback resistor. These curves use a solid line when the response has less than 0.5dB of peaking and a dashed line when the response has 0.5dB to 5dB of peaking. The curves stop where the response has more than 5dB of peaking.

Small Signal Rise Time with $R_F=R_G=750\Omega,~V_S=\pm15V,~and~R_L=100\Omega$




LT1229 • TAG

At a gain of two, on $\pm 15 V$ supplies with a 750Ω feedback resistor, the bandwidth into a light load is over 160 MHz without peaking, but into a heavy load the bandwidth reduces to 100 MHz. The loading has so much effect because there is a mild resonance in the output stage that enhances the bandwidth at light loads but has its Ω reduced by the heavy load. This enhancement is only useful at low gain settings; at a gain of ten it does not boost the bandwidth. At unity gain, the enhancement is so effective the value of the feedback resistor has very little effect. At very high closed loop gains, the bandwidth is


limited by the gain bandwidth product of about 1GHz. The curves show that the bandwidth at a closed loop gain of 100 is 10MHz, only one tenth what it is at a gain of two.

Capacitance on the Inverting Input

Current feedback amplifiers want resistive feedback from the output to the inverting input for stable operation. Take care to minimize the stray capacitance between the output and the inverting input. Capacitance on the inverting input to ground will cause peaking in the frequency response (and overshoot in the transient response), but it does not degrade the stability of the amplifier. The amount of capacitance that is necessary to cause peaking is a function of the closed loop gain taken. The higher the gain, the more capacitance is required to cause peaking. We can add capacitance from the inverting input to ground to increase the bandwidth in high gain applications. For example, in this gain of 100 application, the bandwidth can be increased from 10MHz to 17MHz by adding a 2200pF capacitor.



Boosting Bandwidth of High Gain Amplifier with Capacitance on Inverting Input



LINEAR

Capacitive Loads

The LT1229/LT1230 can drive capacitive loads directly when the proper value of feedback resistor is used. The graph Maximum Capacitive Load vs Feedback Resistor should be used to select the appropriate value. The value shown is for 5dB peaking when driving a 1k Ω load at a gain of 2. This is a worst case condition; the amplifier is more stable at higher gains and driving heavier loads. Alternatively, a small resistor (10 Ω to 20 Ω) can be put in series with the output to isolate the capacitive load from the amplifier output. This has the advantage that the amplifier bandwidth is only reduced when the capacitive load is present, and the disadvantage that the gain is a function of the load resistance.

Power Supplies

The LT1229 and LT1230 amplifiers will operate from single or split supplies from $\pm 2V$ (4V total) to $\pm 15V$ (30V total). It is not necessary to use equal value split supplies, however, the offset voltage and inverting input bias current will change. The offset voltage changes about $350\mu V$ per volt of supply mismatch, the inverting bias current changes about 2.5uA per volt of supply mismatch.

Power Dissipation

The LT1229/LT1230 amplifiers combine high speed and large output current drive into very small packages. Because these amplifiers work over a very wide supply range, it is possible to exceed the maximum junction temperature under certain conditions. To ensure that the LT1229/LT1230 remain within their absolute maximum ratings, we must calculate the worst case power dissipation, define the maximum ambient temperature, select the appropriate package and then calculate the maximum junction temperature.

The worst case amplifier power dissipation is the total of the quiescent current times the total power supply voltage plus the power in the IC due to the load. The quiescent supply current of the LT1229/LT1230 has a strong negative temperature coefficient. The supply current of each

amplifier at 150°C is less than 7mA and typically is only 4.5mA. The power in the IC due to the load is a function of the output voltage, the supply voltage and load resistance. The worst case occurs when the output voltage is at half supply, if it can go that far, or its maximum value if it cannot reach half supply.

For example, let's calculate the worst case power dissipation in a video cable driver operating on $\pm 12V$ supplies that delivers a maximum of 2V into 150Ω .

$$\begin{aligned} \text{Pd}_{\text{MAX}} &= 2\text{V}_{\text{S}}\text{I}_{\text{SMAX}} + \left(\text{V}_{\text{S}} - \text{V}_{\text{OMAX}}\right) \frac{\text{V}_{\text{OMAX}}}{\text{R}_{\text{L}}} \\ \text{Pd}_{\text{MAX}} &= 2 \times 12\text{V} \times 7\text{mA} + \left(12\text{V} - 2\text{V}\right) \times \frac{2\text{V}}{150\Omega} \\ &= 0.168 + 0.133 = 0.301\text{W per Amp} \end{aligned}$$

Now if that is the dual LT1229, the total power in the package is twice that, or 0.602W. We now must calculate how much the die temperature will rise above the ambient. The total power dissipation times the thermal resistance of the package gives the amount of temperature rise. For the above example, if we use the SO8 surface mount package, the thermal resistance is 150°C/W junction to ambient in still air.

Temperature Rise =
$$P_{dMAX} R_{\theta JA} = 0.602W \times 150^{\circ}C/W$$

= 90.3°C

The maximum junction temperature allowed in the plastic package is 150°C. Therefore, the maximum ambient allowed is the maximum junction temperature less the temperature rise.

Maximum Ambient =
$$150^{\circ}$$
C - 90.3° C = 59.7° C

Note that this is less than the maximum of 70°C that is specified in the absolute maximum data listing. If we must use this package at the maximum ambient we must lower the supply voltage or reduce the output swing.

As a guideline to help in the selection of the LT1229/LT1230 the following table describes the maximum supply voltage that can be used with each part in cable driving applications.

Assumptions:

- 1. The maximum ambient is 70°C for the commercial parts (C suffix) and 125°C for the full temperature parts (M suffix).
- 2. The load is a double terminated video cable, 150Ω .
- 3. The maximum output voltage is 2V (peak or DC).
- 4. The thermal resistance of each package:

J8 is 100°C/W J is 80°/W
N8 is 100°C/W N is 70°/W
S8 is 150°C/W S is 110°/W

Maximum Supply Voltage for 75Ω Cable Driving Applications at Maximum Ambient Temperature

PART	PACKAGE	MAX POWER AT TA	MAX SUPPLY
LT1229MJ8	Ceramic DIP	0.500W @ 125°C	Vs < ±10.1
LT1229CJ8	Ceramic DIP	1.050W @ 70°C	Vs < ±18.0
LT1229CN8	Plastic DIP	0.800W @ 70°C	Vs < ±15.6
LT1229CS8	Plastic S08	0.533W @ 70°C	Vs < ±10.6


LT1230MJ	Ceramic DIP	0.625W @ 125°C	Vs < ±6.6
LT1230CJ	Ceramic DIP	1.313W @ 70°C	Vs < ±13.0
LT1230CN	Plastic DIP	1.143W @ 70°C	Vs < ±11.4
LT1230CS	Plastic S014	0.727W @ 70°C	$Vs < \pm 7.6$

Slew Rate

The slew rate of a current feedback amplifier is not independent of the amplifier gain the way it is in a traditional op amp. This is because the input stage and the output stage both have slew rate limitations. The input stage of the LT1229/LT1230 amplifiers slew at about $100V/\mu s$ before they become non-linear. Faster input signals will turn on the normally reverse biased emitters on the input transistors and enhance the slew rate significantly. This enhanced slew rate can be as much as $2500V/\mu s$.


The output slew rate is set by the value of the feedback resistors and the internal capacitance. At a gain of ten with a $1k\Omega$ feedback resistor and $\pm 15V$ supplies, the output slew rate is typically $+700V/\mu s$ and $-1000V/\mu s$. There is no input stage enhancement because of the high gain.

Large Signal Response, $A_V = 2$, $R_F = R_G = 750\Omega$



Larger feedback resistors will reduce the slew rate as will lower supply voltages, similar to the way the bandwidth is reduced.

Large Signal Response, $A_V = 10$, $R_F = 1k$, $R_G = 110\Omega$



LT1229 • TAC

Settling Time


The characteristic curves show that the LT1229/LT1230 amplifiers settle to within 10mV of final value in 40ns to 55ns for any output step up to 10V. The curve of settling to 1mV of final value shows that there is a slower thermal contribution up to 20 μ s. The thermal settling component comes from the output and the input stage. The output contributes just under 1mV per volt of output change and the input contributes 300 μ V per volt of input change. Fortunately, the input thermal tends to cancel the output thermal. For this reason the non-inverting gain of two configurations settles faster than the inverting gain of one.



Crosstalk and Cascaded Amplifiers

The amplifiers in the LT1229 and LT1230 do not share any common circuitry. The only thing the amplifiers share is the supplies. As a result, the crosstalk between amplifiers is very low. In a good breadboard or with a good PC board layout the crosstalk from the output of one amplifier to the input of another will be over 100dB down, up to 100kHz and 65dB down at 10MHz. The following curve shows the crosstalk from the output of one amplifier to the input of another.

Amplifier Crosstalk vs Frequency



The high frequency crosstalk between amplifiers is caused by magnetic coupling between the internal wire bonds that connect the IC chip to the package lead frame. The amount of crosstalk is inversely proportional to the load resistor the amplifier is driving, with no load (just the feedback resistor) the crosstalk improves 18dB. The curve shows the crosstalk of the LT1229 amplifier B output (pin 7) to the input of amplifier A. The crosstalk from amplifier A's output (pin 1) to amplifier B is about 10dB better. The crosstalk between all of the LT1230 amplifiers is as shown. The LT1230 amplifiers that are separated by the supplies are a few dB better.

When cascading amplifiers the crosstalk will limit the amount of high frequency gain that is available because the crosstalk signal is out of phase with the input signal. This will often show up as unusual frequency response. For example: cascading the two amplifiers in the LT1229, each set up with 20dB of gain and a –3dB bandwidth of 65MHz into 100Ω will result in 40dB of gain, BUT the response will start to drop at about 10MHz and then flatten out from 20MHz to 30MHz at about 0.5dB down. This is due to the crosstalk back to the input of the first amplifier.

For best results when cascading amplifiers use the LT1229 and drive amplifier B and follow it with amplifier A.


TYPICAL APPLICATIONS

Single +5V Supply Cable Driver for Composite Video

This circuit amplifies standard 1V peak composite video input (1.4Vp-p) by two and drives an AC coupled doubly terminated cable. In order for the output to swing 2.8Vp-p on a single 5V supply, it must be biased accurately. The average DC level of the composite input is a function of the luminance signal. This will cause problems if we AC couple the input signal into the amplifier because a rapid change in luminance will drive the output into the rails. To prevent this we must establish the DC level at the input and operate the amplifier with DC gain.


The transistor's base is biased by R1 and R2 at 2V. The emitter of the transistor clamps the non-inverting input of the amplifier to 1.4V at the most negative part of the input

(the sync pulses). R4, R5 and R6 set the amplifier up with a gain of two and bias the output so the bottom of the sync pulses are at 1.1V. The maximum input then drives the output to 3.9V.



TYPICAL APPLICATIONS

Single Supply AC Coupled Amplifiers



Inverting $\begin{array}{c}
10k\Omega \\
+5V \\
4.7\muF \\
+1/2 \\
-10k\Omega
\end{array}$ $\begin{array}{c}
10k\Omega \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-1/2 \\
-$

Due to the crossant book to the higher or and the LT (22)

TYPICAL REPLICATIONS

(the sync pulses). R4. R5 and R6 set the amplifier up with again of two and bias the output so the bottom of the sync pulses are at 1.1V. The maximum input then drives the output to 3.9V.



This circuit implifies standard 1V peak composite video input (1 4% or) by two and drives an AC coupled doubly tenderated crists in order for the output to swing 2.8Vmp or a single 5V supply, it must be blased accurately. The conserge IC level of the composite input is a function of this juminance signal. This will cause problems if we AC couple the input signal into the amplifier because a rapid change in luminance will drive the output into the ralls. To present this we must establish the DC level at the input and lucorate the amplifier with DC cain.

The transistor's base is biased by R1 and R2 at 2V. The emitter of the transistor clamps the non-inverting input of the ambition to 1,4V at the most negative part of the input.

Electronic Scales

■ Strain Gaage Amplifiers



SECTION 2—AMPLIFIERS IN B at TAGIST J BITT

7FRO	DRIFT	OPERAT	LAMOIT	AMPI	IFIFRS
ZENU	UNIFI	UPENA	IIIJIMAL	AIVIEL	ILIEDS

LTC1047, Dual Micropower Zero Drift Operational Amplifier with Internal Capacitors	2-292
LTC1049, Low Power Zero Drift Operational Amplifier with Internal Capacitors	2-299
LTC1051/LTC1053, Dual/Quad Precision Zero Drift Operational Amplifiers with Internal Capacitors	2-306
LTC1150, ±15V Zero Drift Operational Amplifier with Internal Capacitors	2-321
LTC1151, Dual ±15V Zero Drift Operational Amplifier with Internal Capacitors	13-56
LTC1250, Very Low Noise Zero Drift Bridge Amplifier	13-80

2



Dual Micropower Chopper Stabilized Operational Amplifier with Internal Capacitors

FEATURES

- No External Components Required
- Supply Current 80µA
- Maximum Offset Voltage 10µV
- Maximum Offset Voltage Drift 50nV/°C
- Minimum CMRR 110dB
- Minimum PSRR 110dB
- Single Supply Operation 4.75V to 16V
- Common Mode Range Includes GND
- Output Swings to GND
- Typical Overload Recovery Time 70ms
- Pin Compatible with Industry Standard Dual Op Amps

APPLICATIONS

- Thermocouple Amplifiers
- Electronic Scales
- Battery Powered Instrumentation
- Strain Gauge Amplifiers
- Remote Located Sensors

DESCRIPTION


The LTC1047 is a micropower, high performance dual chopper stabilized operational amplifier. The sample-and-hold capacitors usually required by other chopper amplifiers are integrated on-chip, minimizing the need for external components.

The LTC1047 has a typical offset voltage of $3\mu V$, drift of $10nV/^{\circ}C$, input noise voltage typically $3.5\mu Vp$ -p, and typical voltage gain of 150dB. The common mode rejection is 110dB minimum, with minimum power supply rejection of 110dB. The LTC1047 also offers $0.2V/\mu s$ slew rate and a gain bandwidth product of 200kHz. Overload recovery time from saturation is 70ms, four times faster than chopper amplifiers with external capacitors.


The LTC1047 is available in a standard plastic 8-pin DIP as well as a 16-pin SOL package. The LTC1047 is a plug-in replacement for most dual op amps with improved DC performance and substantial power savings.

TYPICAL APPLICATION

Micropower Single Supply Instrumentation Amplifier



CMRR vs Frequency




ABSOLUTE MAXIMUM RATINGS (Note 1)

Total Supply Voltage (V+ to V-)	16V
Input Voltage (Note 2)(V+ + 0.3V	
Output Short Circuit Duration	
Storage Temperature Range	-65°C to 150°C

Operating Temperature Range
LTC1047C0°C to 70°C
Lead Temperature (Soldering, 10 sec.)300°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $V_S = \pm 5V$, $T_A = Operating Temperature Range, unless otherwise noted.$

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Input Offset Voltage	T _A = 25°C (Note 3)			±3	±10	μV
Average Input Offset Voltage Drift	(Note 3)	•		±0.01	±0.05	μV/°C
Long Term Offset Drift				100		nV/rt mo.
Input Bias Current	T _A = 25°C	•	IND BOI	±5	±30 ±300	pA pA
Input Offset Current	T _A = 25°C	•		±10	±60 ±150	pA pA
Input Noise Voltage	0.1Hz to 10Hz 0.1Hz to 1Hz	meT	×	3.5 0.8	stege Par Ar	μVp-p μVp-p
Input Noise Current	f = 10Hz (Note 4)			1.5		fA/rtHz
Common Mode Rejection Ratio	V _{CM} = V ⁻ to +2.7V, T _A = 25°C	•	110 105	130		dB dB
Power Supply Rejection Ratio	V _S = ±2.375V to ±8V	•	105	122		dB
Large Signal Voltage Gain	R _L = 100k, V _{OUT} = ±4V	•	120	150		dB
Maximum Output Voltage Swing	R _L = 10k R _L = 100k		+ 4.8/-4.9	+ 4.3/-4.8 ±4.95		V
Slew Rate	R _L = 100k, C _L = 50pF			0.2		V/µs
Gain Bandwidth Product				200		kHz
Supply Current/Amplifier	No Load, $25^{\circ}\text{C} \le T_{A} \le 70^{\circ}\text{C}$ No Load, $0^{\circ}\text{C} \le T_{A} \le 25^{\circ}\text{C}$	- 00	*	60 80	150 275	μA μA
Internal Sampling Frequency	T _A = 25°C			680	SEMILIBRY FOR	Hz

The • denotes specifications which apply over the full operating temperature range.

Note 1: Absolute Maximum Ratings are those values beyond which life of the device may be impaired.


Note 2: Connecting any terminal to voltages greater than V+ or less than V- may cause destructive latch-up. It is recommended that no sources operating from external supplies be applied prior to power-up of the LTC1047.

Note 3: These parameters are guaranteed by design. Thermocouple effects preclude measurements of these voltage levels in high speed automatic test systems. V_{OS} is measured to a limit determined by test equipment capability.


Note 4: Current Noise is calculated from the formula: $I_n=\sqrt{(2q\bullet I_B)}$ where $q=1.6\times 10^{-19}$ Coulomb.

TEST CIRCUITS

Electrical Characteristics Test Circuit




DC-10Hz Noise Test Circuit





FOR 1Hz NOISE BANDWIDTH, INCREASE ALL CAPACITORS BY A FACTOR OF 10.

LTC1047 • TC02

TYPICAL PERFORMANCE CHARACTERISTICS











2


TYPICAL PERFORMANCE CHARACTERISTICS

























 A_V = +1, R_L = 100k, C_L = 50pF, V_S = ±5V HORIZONTAL = 10 μ s/DIV $\begin{array}{l} A_V = +1, \; R_L = 100 k, \; C_L = 50 pF, \; V_S = \pm 5 V \\ \qquad \qquad HORIZONTAL = 10 \mu s/DIV \end{array}$ $A_V = -100$, $V_S = \pm 5V$ HORIZONTAL = 10ms/DIV

Input Considerations

Frequently circuits built with parts as precise as the LTC1047 show errors at the output far greater than the designer expects. Rarely is the problem the op amp; more often the surrounding circuitry is causing errors several orders of magnitude greater than those due to the LTC1047. Such obscure effects as leakage between pins due to residual solder flux and thermocouple effects between the tin/lead solder and the copper PC board traces can overwhelm the pA-level bias currents and the μV -level offset of the LTC1047. For a more complete description of these types of problems (and some advice on avoiding them), see the LTC1051/53 data sheet.

Input Capacitance

The LTC1047 has approximately 12pF of capacitance at each input pin. This will react with large series resistors to form a pole at the input, degrading the LTC1047's phase margin. The problem is especially common with micropower parts like the LTC1047 because high value resistors are often used to minimize power dissipation. As

a rule of thumb, bypass feedback resistors larger than 7k with a 20pF capacitor to minimize this effect.

Aliasing

Like all sampled data systems, the LTC1047 will alias input signals near its internal sampling frequency. The design includes internal circuitry to minimize this effect; as a result, most applications do not exhibit aliasing problems. For a complete discussion of the correction circuitry and aliasing behavior, refer to the LTC1051/53 data sheet.


Single Supply Operation


The LTC1047 is compatible with all single supply applications. It has an input common mode range which includes V-, and an output which will swing within millivolts of the negative power supply. The LTC1047 is guaranteed functional down to 4.75V total supply, allowing it to run from minimum TTL voltage all the way up to 16V. See the Typical Applications section for examples of single supply operation.

TYPICAL APPLICATIONS

Low Offset, Low Drift Instrumentation Amplifier


Precise DC Full Wave Rectifier (Absolute Value Circuit)






TYPICAL APPLICATIONS

4-20mA Transducer Amplifier





Low Noise, Low Drift Composite Amplifier



TYPICAL APPLICATIONS

Ultra Low Noise Micropower Chopper







OGY Low Power Chopper Stabilized Operational Amplifier with Internal Capacitors

FEATURES

- Low Supply Current 200µA
- No External Components Required
- Maximum Offset Voltage 10µV
- Maximum Offset Voltage Drift 0.1μV/°C
- Single Supply Operation 4.75V to 16V
- Input Common Mode Range Includes Ground
- Output Swings to Ground
- Typical Overload Recovery Time 6ms

APPLICATIONS

- 4mA-20mA Current Loops
- Thermocouple Amplifiers
- Electronic Scales
- Medical Instrumentation
- Strain Gauge Amplifiers
- High Resolution Data Acquisition

DESCRIPTION

The LTC1049 is a high performance, low power chopper stabilized operational amplifier. The two sample-and-hold capacitors usually required externally by other chopper stabilized amplifiers are integrated on the chip. Further, the LTC1049 offers superior DC and AC performance with a nominal supply current of only $200\mu A$.


The LTC1049 has a typical offset voltage of $0.5\mu V$, with drift of $0.01\mu V/^{\circ}C$, 0.1Hz to 10Hz input noise voltage of $3\mu Vp$ -p and typical voltage gain of 160dB. The slew rate is $0.8V/\mu s$ with a gain bandwidth product of 0.8MHz.

Overload recovery time from a saturation condition is 6ms, a significant improvement over chopper amplifiers using external capacitors.

The LTC1049 is available in a standard 8-pin metal can, plastic and ceramic dual in line packages as well as an 8-pin SO package. The LTC1049 can be a plug-in replacement for most standard op amps with improved DC performance and substantial power savings.


TYPICAL APPLICATION

Single Supply Thermocouple Amplifier



ABSOLUTE MAXIMUM RATINGS

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $v_s = \pm 5V$, $T_A = operating temperature range, unless otherwise specified.$

PARAMETER MIQ-S MISSIONS S	CONDITIONS		MIN	LTC1049C TYP	MAX	UNITS
Input Offset Voltage	T _A =25°C(Note 3)			±2	±10	μV
Average Input Offset Drift	(Note 3)	•		± 0.02	± 0.1	μV/°C
Long Term Offset Voltage Drift	aniung anagan laikayaadaa ban			50		nV/√mo
Input Offset Current	T _A = 25°C	•		± 30	± 100 ± 150	pA
Input Bias Current	T _A = 25°C			± 15	± 50 ± 150	pA
Input Noise Voltage	0.1Hz to 10Hz 0.1Hz to 1Hz	Tadragas	9 slavi2	3.0 1.0	19 21 21 12 12 12	μVр-р
Input Noise Current	f=10Hz (Note 4)	12.79		2.0		fA/√Hz
Common Mode Rejection Ratio	V _{CM} = V ⁻ to 2.7V	•	110	130		dB
Power Supply Rejection Ratio	V _S = ±2.375V to ±8V	•	110	130		dB
Large Signal Voltage Gain	$R_L=100k\Omega, V_{OUT}=\pm 4.9V$	•	130	160		dB
Maximum Output Voltage Swing	$R_L=10k\Omega$ $T_A=25^{\circ}C$			- 4.9/+4.2		V
		•	- 4.6/+3.2			
	R _L =100kΩ	•	± 4.9	± 4.97		
Slew Rate	$R_L=10k\Omega$, $C_L=50pF$	-		0.8		V/µs
Gain Bandwidth Product			7	0.8		MHz
Supply Current	No Load T _A =25°C		NESOFI 1	200	300	μА
	A(1) (1)		-o meo		450	
Internal Sampling Frequency	c. Maheim Vienio		al al	700		Hz

2

The • denotes the specifications which apply over the full operating temperature range.

Note 1: Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.

Note 2: Connecting any terminal to voltages greater than V^+ or less than V^- may cause destructive latch-up. It is recommended that no sources operating from external supplies be applied prior to power-up of the LTC1049.

Note 3: These parameters are guaranteed by design. Thermocouple effects preclude measurement of these voltage levels in high speed automatic test systems. V_{OS} is measured to a limit determined by test equipment capability.


Note 4: Current Noise is calculated from the formula:

 $I_N = \sqrt{(2q \cdot 1b)}$


where $q = 1.6 \times 10^{-19}$ Coulomb.

TEST CIRCUITS

Electrical Characteristics Test Circuit





DC to 10Hz and DC to 1Hz Noise Test Circuit





LTC1049 - TC02


TYPICAL PERFORMANCE CHARACTERISTICS



























TYPICAL PERFORMANCE CHARACTERISTICS







LTC1049 DC to 10Hz Noise



TIME 1s/DIV

ACHIEVING PICOAMPERE/MICROVOLT PERFORMANCE

Picoamperes

In order to realize the picoampere level of accuracy of the LTC1049, proper care must be exercised. Leakage currents in circuitry external to the amplifier can significantly degrade performance. High quality insulation should be used (e.g., Teflon, Kel-F); cleaning of all insulating surfaces to remove fluxes and other residues will probably be necessary — particularly for high temperature performance. Surface coating may be necessary to provide a moisture barrier in high humidity environments.

Board leakage can be minimized by encircling the input connections with a guard ring operated at a potential close to that of the inputs: in inverting configurations the guard ring should be tied to ground; in non-inverting connections to the inverting input. Guarding both sides of the printed circuit board is required. Bulk leakage reduction depends on the guard ring width.

Microvolts

Thermocouple effects must be considered if the LTC1049's ultra low drift is to be fully utilized. Any connection of dissimilar metals forms a thermoelectric junction producing an electric potential which varies with temperature (Seebeck effect). As temperature sensors, thermocouples exploit this phenomenon to produce useful information. In low drift amplifier circuits the effect is a primary source of error.

Connectors, switches, relay contacts, sockets, resistors, solder, and even copper wire are all candidates for thermal EMF generation. Junctions of copper wire from different manufacturers can generate thermal EMFs of $200\text{nV/}^\circ\text{C}$ — twice the maximum drift specification of the LTC1049. The copper/kovar junction, formed when wire or printed circuit traces contact a package lead, has a thermal EMF of approximately $35\mu\text{V/}^\circ\text{C}$ — 300 times the maximum drift specification of the LTC1049.

Minimizing thermal EMF-induced errors is possible if judicious attention is given to circuit board layout and

component selection. It is good practice to minimize the number of junctions in the amplifier's input signal path. Avoid connectors, sockets, switches, and relays where possible. In instances where this is not possible, attempt to balance the number and type of junctions so that differential cancellation occurs. Doing this may involve deliberately introducing junctions to offset unavoidable junctions.

PACKAGE-INDUCED OFFSET VOLTAGE

Package-induced thermal EMF effects are another important source of errors. It arises at the copper/kovar junctions formed when wire or printed circuit traces contact a package lead. Like all the previously mentioned thermal EMF effects, it is outside the LTC1049's offset nulling loop and cannot be cancelled. The input offset voltage specification of the LTC1049 is actually set by the package-induced warm-up drift rather than by the circuit itself. The thermal time constant ranges from 0.5 to 3 minutes, depending on package type.

LOW SUPPLY OPERATION

The minimum supply for proper operation of the LTC1049 is typically below 4.0V (± 2.0 V). In single supply applications, PSRR is guaranteed down to 4.7V (± 2.35 V) to ensure proper operation down to the minimum TTL specified voltage of 4.75V.


PIN COMPATIBILITY

The LTC1049 is pin compatible with the 8-pin versions of 7650, 7652 and other chopper-stabilized amplifiers. The 7650 and 7652 require the use of two external capacitors connected to pin 1 and 8 which are not needed for the LTC1049. Pins 1, 5, and 8 of the LTC1049 are not connected internally; thus the LTC1049 can be a direct plug in for the 7650 and 7652 even if the two capacitors are left on the circuit board.

TYPICAL APPLICATIONS

Low Power, Low Hold Step Sample and Hold


- 0.47μF - MYLAR




HOLD STEP ≤ 20μV

I_S = 250 μΑ TYP

Low Power, Single Supply, Low Offset Instrumentation Amp



Thermocouple Based Temperature to Frequency Converter



LTC1049 • TA07



OGY Dual/Quad Precision Chopper Stabilized Operational Amplifiers With Internal Capacitors

FEATURES

- Dual/Quad Low Cost Precision Op Amp
- No External Components Required
- Maximum Offset Voltage 5μV
- Maximum Offset Voltage Drift 0.05μV/°C
- Low Noise $1.5\mu V_{D-D}$ (0.1Hz to 10Hz)
- Minimum Voltage Gain, 120dB
- Minimum PSRR, 120dB
- Minimum CMRR, 114dB
- Low Supply Current 1mA/Op Amp
- Single Supply Operation 4.75V to 16V
- Input Common Mode Range Includes Ground
- Output Swings to Ground
- Typical Overload Recovery Time 3ms
- Pin Compatible with Industry Standard Dual and Quad Op Amps

APPLICATIONS

- Thermocouple Amplifiers
- Electronic Scales
- Medical Instrumentation
- Strain Gauge Amplifiers
- High Resolution Data Acquisition
- DC Accurate R, C Active Filters

DESCRIPTION

The LTC1051/LTC1053 is a high performance, low cost dual/quad chopper stabilized operational amplifier. The unique achievement of the LTC1051/LTC1053 is that it integrates on chip the sample-and-hold capacitors usually required externally by other chopper amplifiers. Further, the LTC1051/LTC1053 offers better combined overall DC and AC performance than is available from other chopper stabilized amplifiers with or without internal sample/hold capacitors


The LTC1051/LTC1053 has an offset voltage of $0.5\mu V$, drift of $0.01\mu V/^{\circ}C$, DC to 10Hz, input noise voltage typically $1.5\mu V_{p-p}$ and typical voltage gain of 140dB. The slew rate of $4V/\mu s$ and gain bandwidth product of 2.5MHz are achieved with only 1mA of supply current per op amp.


Overload recovery times from positive and negative saturation conditions are 1.5ms and 3ms respectively, about a 100 or more times improvement over chopper amplifiers using external capacitors.

The LTC1051 is available in standard plastic and ceramic dual in line packages as well as a 16-pin SOL package. The LTC1053 is available in a standard 14-pin plastic package and an 18-pin SOIC. The LTC1051/LTC1053 is a plug in replacement for most standard dual/quad op amps with improved performance.

TYPICAL APPLICATION

High Performance Low Cost Instrumentation Amplifier






ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage (V + to V –)	16.5V
Input Voltage $(V + + 0.3V)$ to $(V$	0.3V)
Output Short Circuit Duration Inde	finite

Operating Temperature Range
LTC1051M, LTC1051AM – 55°C to 125°C
LTC1051C/LTC1053C, LTC1051AC 40°C to 85°C
Storage Temperature Range 65°C to 150°C
Lead Temperature (Soldering, 10 sec.)300°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $V_S = \pm 5V$, $T_A = operating temperature range unless otherwise specified.$

PARAMETER	CONDITIONS		LTC1051/LTC1053 MIN TYP MAX		LTC1051A MIN TYP MAX			UNITS	
Input Offset Voltage	T _A = 25°C			± 0.5	±5		± 0.5	±5	μV
Average Input Offset Drift		•		± 0.0	± 0.05		±0.0	± 0.05	μV/°C
Long Term Offset Drift	DATE (100 D.	00.00		50	di di di	6969. 1	50	0 100	nV/√Mo
Input Bias Current LTC1051C/LTC1053C LTC1051M	T _A = 25°C	•	terse, tema?	± 15	± 65 ± 135 ± 450	egnéñ l	± 15	±50 ±100 ±300	pA pA pA
Input Offset Current (All Grades)	T _A = 25°C	•	Amarica:	±30	± 125 ± 175		±30	± 100 ± 150	pA pA
Input Noise Voltage (Note 1)	$R_S = 100\Omega$, DC to 10Hz $R_S = 100\Omega$, DC to 1Hz			1.5 0.4			1.5 0.4	2	$\mu V_{p \cdot p}$ $\mu V_{p \cdot p}$
Input Noise Current	f = 10Hz			2.2			2.2		fA/√Hz
Common Mode Rejection Ratio, CMRR	$V_{CM} = V - \text{ to } + 2.7V, T_A = 25^{\circ}C$		106 100	130		114 110	130		dB dB
Differential CMRR LTC1051, LTC1053 (Note 2)	$V_{CM} = V^{-} \text{ to } +2.7V, T_{A} = 25^{\circ}C$		112	No. Per		112			dB
Power Supply Rejection Ratio	$V_S = \pm 2.375 \text{V to } \pm 8 \text{V}$	•	116	140		120	140		dB
Large Signal Voltage Gain	$R_L = 10k\Omega$, $V_{OUT} = \pm 4V$	•	116	160		120	160		dB
Maximum Output Voltage Swing	$R_L = 10k\Omega$ $R_L = 100k\Omega$	•	±4.5 ±4.5	± 4.85 ± 4.95		± 4.7	± 4.85 ± 4.95		V
Slew Rate	$R_L = 10k\Omega$, $C_L = 50pF$	NADA.	WHO!	4		(V).80	4	SUP	VIμS

ELECTRICAL CHARACTERISTICS $V_S = \pm 5V$, $T_A = operating temperature range unless otherwise specified.$

PARAMETER	CONDITIONS	- V) ()	LTC1051A/LTC1051/LT MIN TYP	C1053 MAX	UNITS
Gain Bandwidth Product	U.OR OF U.Gravial Stanfal	30	2.5	Official D	MHz
Supply Current/Op Amp	No Load, T _A = 25°C		1	2 2.5	mA mA
Internal Sampling Frequency			3		kHz

$V_S = 5V$, GND, $T_A =$ operating temperature range unless otherwise specified.

PARAMETER	CONDITIONS	REGRO	LTC1051A/LTC1051 MIN TYP	/LTC1053 MAX	UNITS
Input Offset Voltage	T _A = 25°C	SMULTER	± 0.5	±5	μV
Input Offset Drift			± 0.01	± 0.05	μV/°C
Input Bias Current	urrent T _A = 25°C		± 10	± 50	pA
Input Offset Current	T _A = 25°C	MOTAUT ST	± 20	±80	pA
Input Noise Voltage	DC to 10Hz	MARIONOT	1.8	131 121 1	μV_{p-p}
Supply Current/Op Amp	No Load, T _A = 25°C	DATE OF		1.5	mA


The • denotes the specifications which apply over the full operating temperature range.


Note 2: Differential CMRR for the LTC1053 is measured between amplifiers A and D, and amplifiers B and C.

Note 1: For guaranteed noise specification contact LTC marketing.

TEST CIRCUITS

Electrical Characteristics Test Circuit








DC-10Hz Noise Test Circuit

FOR 1Hz NOISE BW INCREASE ALL THE CAPACITORS BY A FACTOR OF 10

TYPICAL PERFORMANCE CHARACTERISTICS









2

TYPICAL PERFORMANCE CHARACTERISTICS



TYPICAL PERFORMANCE CHARACTERISTICS

LTC1051/LTC1053 DC to 10Hz Noise



APPLICATIONS INFORMATION

ACHIEVING PICOAMPERE/MICROVOLT PERFORMANCE

Picoamperes

In order to realize the picoampere level of accuracy of the LTC1051/LTC1053, proper care must be exercised. Leakage currents in circuitry external to the amplifier can significantly degrade performance. High quality insulation should be used (e.g., Teflon, Kel-F); cleaning of all insulating surfaces to remove fluxes and other residues will probably be necessary — particularly for high temperature performance. Surface coating may be necessary to provide a moisture barrier in high humidity environments.

Board leakage can be minimized by encircling the input connections with a guard ring operated at a potential close to that of the inputs: in inverting configurations the guard ring should be tied to ground; in non-inverting connections to the inverting input. Guarding both sides of the printed circuit board is required. Bulk leakage reduction depends on the guard ring width.

Microvolts

Thermocouple effects must be considered if the LTC1051/LTC1053's ultra low drift op amps are to be fully utilized.

Any connection of dissimilar metals forms a thermoelectric junction producing an electric potential which varies with temperature (Seebeck effect). As temperature sensors, thermocouples exploit this phenomenon to produce useful information. In low drift amplifier circuits the effect is a primary source of error.

Connectors, switches, relay contacts, sockets, resistors, solder, and even copper wire are all candidates for thermal EMF generation. Junctions of copper wire from different manufacturers can generate thermal EMFs of 200nV/°C — 4 times the maximum drift specification of the LTC1051/LTC1053. The copper/kovar junction, formed when wire or printed circuit traces contact a package lead, has a thermal EMF of approximately 35μ V/°C — 700 times the maximum drift specification of the LTC1051/LTC1053.

Minimizing thermal EMF-induced errors is possible if judicious attention is given to circuit board layout and component selection. It is good practice to minimize the number of juctions in the amplifier's input signal path. Avoid connectors, sockets, switches and relays where possible. In instances where this is not possible, attempt

to balance the number and type of junctions so that differential cancellation occurs. Doing this may involve deliberately introducing junctions to offset unavoidable junctions.

When connectors, switches, relays and/or sockets are necessary they should be selected for low thermal EMF activity. The same techniques of thermally balancing and coupling the matching junctions are effective in reducing the thermal EMF errors of these components.

Resistors are another source of thermal EMF errors. Table 1 shows the thermal EMF generated for different resistors. The temperature gradient across the resistor is important, not the ambient temperature. There are two junctions formed at each end of the resistor and if these junctions are at the same temperature, their thermal EMFs will cancel each other. The termal EMF numbers are approximate and vary with resistor value. High values give higher thermal EMF.

Table 1. Resistor Thermal EMF

Resistor Type	Thermal EMF/°C Gradie		
Tin Oxide	~mV/°C		
Carbon Composition	~450µV/°C		
Metal Film	~20µV/°C		
Wire Wound Evenohm Manganin	~2μVI°C ~2μVI°C		

INPUT BIAS CURRENT, CLOCK FEEDTHROUGH

At ambient temperatures below 60°C, the input bias current of the LTC1051/LTC1053 op amps is dominated by the small amount of charge injection occurring during the

sampling and holding of the op amps input offset voltage. The average value of the resulting current pulses is 10pA to 15pA with sign convention shown in Figure 1.

As the ambient temperature rises, the leakage current of the input protection devices increases, while the charge injection component of the bias current, for all practical purposes, stays constant. At elevated temperatures (above 85°C) the leakage current dominates and the bias current of both inputs assumes the same sign.




Figure 1. LTC1051 Bias Current

The charge injection at the op amp input pins will cause small output spikes. This phenomenon is often referred to as "clock feedthrough" and it can be easily observed when the closed loop gain exceeds 10V/V, Figure 2. The magnitude of the clock feedthrough is temperature independent but it increases when the closed loop gain goes up, when the source resistance increases, and when the gain setting resistors increase, Figure 2A, 2B. It is important to note that the output small spikes are centered at 0V level and they do not add to the output offset error budget. For instance, with $R_S = 1M\Omega$, the typical output offset voltage of Figure 2C is Vos(out) ≈ 108 x lB + + 101V_{OS}(in). A 10pA bias current will yield an output of $1mV \pm 100 \mu V$. The output clock feedthrough can be attenuated by lowering the value of the gain setting resistors, i.e. R2 = 10k, $R1 = 100\Omega$, instead of (100k, 1k; Figure 2).





Figure 2. Clock Feedthrough





Clock feedthrough can also be attenuated by adding a capacitor across the feedback resistor to limit the circuit bandwidth below the internal sampling frequency, Figure 3.




Figure 3. Adding a Feedback Capacitor to Eliminate Clock Feedthrough

INPUT CAPACITANCE

The input capacitance of the LTC1051/LTC1053 op amps is approximately 12pF. When the LTC1051/LTC1053 op amps are used with feedback factors approaching unity, the feedback resistor value should not exceed $7k\Omega$ for industrial temperature range and $5k\Omega$ for military temperature range. If a higher feedback resistor value is required, a feedback capacitor of 20pF should be placed across the feedback resistor. Note that the most common circuits with feedback factors approaching unity are unity gain followers and instrumentation amplifier front ends, Figure 4.

LTC1051/LTC1053 AS AC AMPLIFIERS

Although initially chopper stabilized op amps were designed to minimize DC offsets and offset drifts, the LTC1051/LTC1053 family, on top of its outstanding DC characteristics, presents efficient AC performance. For instance, at single +5V supply, each op amp typically con-

sumes 0.5 mA and still provides 1.8 MHz gain bandwidth product and $3 \text{V}/\mu \text{s}$ slew rate. This, combined with almost distortionless swing to the supply rails, Figure 8, makes the LTC1051/LTC1053 op amps nearly general purpose. To further expand this idea, the "aliasing" phenomenon, which could occur under AC conditions, should be described and properly evaluated.

ALIASING

The LTC1051/LTC1053 are equipped with internal circuitry to minimize aliasing. Aliasing, no matter how small, occurs when the input signal approaches and exceeds the internal clock frequency. Aliasing is caused by the sampled data nature of the chopper op amps. A generalized study of this phenomenon is beyond the scope of a data-sheet, however, a set of rules of thumb can answer many questions.

- Alias signals can be generally defined as output AC signals at a frequency of nf_{CLK} ± mf_{IN}. The nf_{CLK} term is the internal sampling frequency of the chopper stabilized op amps, and its harmonics, mf_{IN} is the frequency of the input signal and its harmonics, if any.
- 2. If we arbitrarily accept that "aliasing" occurs when output alias signals reach an amplitude of 0.01% or more of the output signal, then: The approximate minimum frequency of an AC input signal which will cause aliasing is equal to the internal clock frequency multiplied by the square root of the op amp feedback factor. For instance, with closed loop gain of -10, the feedback factor is 1/11, and if f_{CLK} = 2.6kHz, alias signals can be detected when the frequency of the input signal exceeds 750Hz to 800Hz, Figure 5A.




Figure 4. Operating the LTC1051 with Feedback Factors Approaching Unity

- 3. The number of alias signals increases when the input signal frequency increases, Figure 5B.
- 4. When the frequency, f_{IN}, of the input signal is less than f_{CLOCK}, the alias signal(s) amplitude(s) directly scale with the amplitude of the incoming signal. The output "signal to alias ratio" cannot be increased by just boosting the input signal amplitude. However, when the input AC signal frequency well exceeds the clock frequency, the amplitude of the alias signals does not directly scale with the input amplitude. The "signal to alias ratio" increases when the output swings closely to the rails, Figures 5B, 7. It is important to note that the

LTC1051/LTC1053 op amps under light loads ($R_L \ge 10k\Omega$) swing closely to the supply rails without generating harmonic distortion, Figure 8.

5. For unity gain inverting configuration, all the alias frequencies are 80dB to 84dB down from the output signal, Figures 6A, 6B. Combined with excellent THD under wide swing, the LTC1051/LTC1053 op amps make efficient unity gain inverters.

For gain higher than -1, the "signal to alias" ratio decreases at an approximate rate of -6dB per decade of closed loop gain Figure 8.




Figure 5A. Output Voltage Spectrum of 1/2 LTC1051 Operating as an Inverting Amplifier with Gain of 10, and Amplifying a 750Hz, 800mV Input AC Signal.




Figure 5B. Same as Figure 5A, but the AC Input Signal is 900mV, 10kHz

- 6. For closed loop gains of -10 or higher, the "signal to alias" ratio degrades when the value of the feedback gain setting resistor increases beyond $50k\Omega$. For instance, the 68dB value of Figure 7, decreases to 56dB if a $(1k\Omega,\,100k\Omega)$ resistor set will be used to set the gain of -100.
- 7. When the LTC1051/LTC1053 are used as non-inverting amplifiers all the previous approximate rules of thumb
- apply with the following exceptions: When the closed loop gain is $\pm 10(V/V)$ and below, the "signal to alias" ratio is 1dB to 3dB less than the inverting case. When the closed loop gain is $\pm 100(V/V)$ the degradation can be up to 9dB, especially when the input signal is much higher than the clock frequency (i.e. ± 100).
- 8. The signal/alias ratio performance improves when the opamp has bandlimited loop gain.




Figure 6A. Output Voltage Spectrum of 1/2 LTC1051 Operating as a Unity Gain Inverting Amplifier. $V_S = \pm 5V$, $R_L = 10k$, $C_L = 50pF$, $V_{IN} = 8Vp-p$, 2.685kHz.





Figure 6B. Output Voltage Spectrum of 1/2 LTC1051, Operating as a Unity Gain Inverting Amplifier. $V_S = \pm 5V$, $R_L = 10k$, $C_L = 50pF$, $V_{IN} = 8Vp$ -p, 10kHz.



Cirteling Ultra-La



APPLICATIONS INFORMATION




Figure 7. Output Voltage Spectrum of 1/2 LTC1051 Operating as an Inverting Amplifier with a Gain of - 100 and Amplifying a 90mVp-p, 10kHz Input Signal. With a 9Vp-p Output Swing the Measured 2nd Harmonic (20kHz) was 75 Down from the 10kHz Input Signal.




Figure 8. Output Voltage Swing vs Load





Figure 9. Signal to Alias Ratio vs Closed Loop Gain

2

APPLICATION CIRCUITS

Obtaining Ultra-Low VOS Drift and Low Noise




The dual chopper op amp buffers the inputs of A, and corrects its offset voltage and offset voltage drift. With the shown R,C values, the power up warm up time is typically 20s. The step response of the composite amplifier does not present settling tails. The LT1007 should be used when extremely low noise, V_{OS} and V_{OS} drift are sought when the input source resistance is low. (For instance a 350Ω strain gauge bridge.) The LT1012 or equivalent should be used when low bias current (100pA) is also required in conjunction with DC to 10Hz low noise, and low V_{OS} and V_{OS} drift. The measured typical input offset voltages were less than $2\mu V$.

A1	R1	R2	R3	R4	R5	C1	C2	e _{OUT} (DC – 1Hz)**	e _{OUT} (DC – 10Hz)**
LT1007	3k	2k	340k	10k	100k	0.01μF	0.001μF	0.1μVp-p	0.15μVp-p
LT1012*	750Ω	57Ω	250k	10k	100k	0.01μF	0.001μF	0.3μVp-p	0.4μVp-p

^{*}Interchange connections (A) and (B)

LTC1051/LT1007 Peak-to-Peak Noise




^{**}Noise measured in a 10 sec. window. Peak-to-peak noise was also measured for 10 continuous minutes: With the LT1007 op amp the recorded noise was 0.2µVp-p for both DC-1Hz and DC-10Hz.


2

APPLICATION CIRCUITS

Paralleling Choppers to Improve Noise




Differential Voltage to Current Converter



APPLICATION CIRCUITS

Multiplexed Differential Thermometer




Q1: TEL LAB TYPE Q81 ADJUST 2M POR. FOR NON-LINEARITIES


2

APPLICATION CIRCUITS

Dual Instrumentation Amplifier



Linearized Platinum Signal Conditioner



REPEAT AS REQUIRED. FOR MORE INFORMATION REFER TO AN3.

APPLICATION CIRCUITS

DC Accurate, 3rd Order, 100Hz, Butterworth Antialiasing Filter


R1 16.5k 118k 21k 2 1 12 LTC1051 1 1 Vouτ

O.1μF 3 1/2 LTC1051 1 1 Vouτ


WIDEBAND NOISE 9μVRMS

THD + NOISE = 0.0012% 1VRMS < VIN < 2VRMS, VS = ± 8V Vos (OUΤ) < 5μV

Dynamic Range



DC Accurate, 18-Bit 4th Order Antialiasing Bessel (Linear Phase), 100Hz, Lowpass Filter



2

LINEAR TECHNOLOGY

FEATURES

- High Voltage Operation, ±18V
- No External Components Required
- Maximum Offset Voltage 5μV
- Maximum Offset Voltage Drift 0.05μV/°C
- Low Noise 1.8µVp-p (0.1Hz to 10Hz)
- Minimum Voltage Gain 140dB
- Minimum PSRR 120dB
- Minimum CMRR 120dB
- Low Supply Current 0.8mA
- Single Supply Operation 4.75V to 36V
- Input Common Mode Range Includes Ground
- 200µA Supply Current with Pin 1 Grounded
- Typical Overload Recovery Time 20ms

APPLICATIONS

- Strain Gauge Amplifiers
- Electronic Scales
- Medical Instrumentation
- Thermocouple Amplifiers
- High Resolution Data Acquisition

±15V Chopper Stabilized Operational Amplifier with Internal Capacitors

DESCRIPTION

The LTC1150 is a high-voltage, high-performance chopper stabilized operational amplifier. The two sample-and-hold capacitors usually required externally by other chopper amplifiers are integrated on-chip. Further, LTC's proprietary high-voltage CMOS structures allow the LTC1150 to operate at up to 36V total supply voltage.


The LTC1150 has an offset voltage of $0.5\mu V$, drift of $0.01\mu V/^{\circ}C$, 0.1Hz to 10Hz input noise voltage of $1.8\mu Vp$ -p and a typical voltage gain of 180dB. The slew rate of $3V/\mu s$ and a gain bandwidth product of 2.5MHz are achieved with 0.8mA of supply current. Overload recovery times from positive and negative saturation conditions are 3ms and 20ms, respectively.


For applications demanding low power consumption, pin 1 can be used to program the supply current. Pin 5 is an optional AC-coupled clock input, useful for synchronization.

The LTC1150 is available in a standard 8-lead metal can, plastic and ceramic dual in line packages, as well as an 8-lead SO8 package. The LTC1150 can be a plug-in replacement for most standard bipolar op amps with significant improvement in DC performance.

TYPICAL APPLICATION

Single Supply Instrumentation Amplifier






ABSOLUTE MAXIMUM RATINGS

(Note 1

Total Cumply Valtage (V/+ to V/-)
Total Supply Voltage (V+ to V-)36V
Input Voltage (Note 2)($V^+ + 0.3V$) to ($V^ 0.3V$)
Output Short Circuit DurationIndefinite
Burn-In Voltage36V
Operating Temperature Range (Investigation of the Control of the C
LTC1150M55°C to 125°C
LTC1150C40°C to 85°C
Storage Temperature Range65°C to 150°C
Lead Temperature (Soldering, 10 sec.)300°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS

 $V_S = \pm 15V$, Pin 1 = Open, T_A = Operating Temperature Range, unless otherwise specified.

PARAMETER	CONDITIONS		LTC1150M MIN TYP	MAX	LTC1150C MIN TYP	MAX	UNITS
Input Offset Voltage	T _A = 25°C (Note 3)		± 0.5	± 5	± 0.5	± 5	μν
Average Input Offset Drift	(Note 3)		± 0.01	± 0.05	± 0.01	± 0.05	μV/°C
Long Term Offset Voltage Drift	plastic and ceramic dualin		50		50	Industrial	nV/√mo
Input Offset Current	T _A = 25°.C	•		± 60 ± 1.5		± 200 ± 0.5	pA nA
Input Bias Current	T _A = 25°C	•		± 50 ± 2.5		± 100 ± 0.5	pA nA
Input Noise Voltage $R_S = 100\Omega$, 0.1Hz to 10Hz, T		dinida	1.8		1.8		μVр-р
	$R_S = 100\Omega$, 0.1Hz to 1Hz, TC2		0.6	DE	0.6	in th	HOUT
Input Noise Current	f = 10Hz (Note 4)		1.8		1.8		fA∕√Hz
Common-Mode Rejection Ratio	V _{CM} = V ⁻ to 12V	•	110 130	Pinutie	110 130		dB
Power Supply Rejection Ratio	$V_S = \pm 2.375 \text{V to } \pm 16 \text{V}$	•	120 145		120 145		dB
Large Signal Voltage Gain	$R_L = 10k\Omega$, $V_{OUT} = \pm 10V$		140 180		140 180		dB
Maximum Output Voltage Swing	$R_L = 10k\Omega$ $T_A = 25$ °C		±13.5 ±14.5		±13.5 ±14.5		V
	$R_L = 10k\Omega$	•	+ 10.5/ - 13.5		+ 10.5/ - 13.5		100
	$R_L = 100k\Omega$		±14.95		±14.95		
Slew Rate	$R_L = 10k\Omega$, $C_L = 50pF$		3	of the second	3		V/µs
Gain Bandwidth Product	1 0 S		2.5		2.5		MHz
Supply Current	No Load T _A = 25°C	SETSEL.	0.8	1.0	0.8	1.5	mA
	No Load, Pin 1 = $V^ T_A = 25$ °C	FIGURE	0.2		0.2		
100 No. 1004	No Load		NO TRA	1.5		2	
Internal Sampling Frequency			550		550		Hz

ELECTRICAL CHARACTERISTICS

 $V_S = 5V$, Pin 1 = Open, $T_A = Operating Temperature Range, unless otherwise specified.$

PARAMETER ***********************************	CONDITIONS	av.)	MIN	LTC1150I TYP	MAX	MIN	LTC1150 TYP	OC MAX	UNITS
Input Offset Voltage	T _A = 25°C (Note 3)			±0.5	±5		±0.05	±5	μV
Average Input Offset Drift	(Note 3)	•		±0.01	±0.05	3,8% 071	±0.01	±0.05	μV/°C
Long Term Offset Voltage Drift	08 Vdf == 2V			50	3	-	50		nV/√mo
Input Offset Current	T _A = 25°C			±10	±30 ±100		±10	±60 ±100	pA
Input Bias Current	T _A = 25°C	•		±5	±15 ±400		±5	±30 ±100	pA
Input Noise Voltage	$R_S = 100\Omega$, 0.1Hz to 10Hz, TC2			2.0	18		2.0		μVp-p
	$R_S = 100\Omega$, 0.1Hz to 1Hz, TC2			0.7			0.7		
Input Noise Current	f = 10Hz (Note 4)			1.3			1.3		fA/√Hz
Common-Mode Rejection Ratio	V _{CM} = 0V to 2.7V	•	110	100	96 3	110	- W	01 91 6	dB
Power Supply Rejection Ratio	$V_S = \pm 2.375 V \text{ to } \pm 16 V$	•	130	145		125	145		dB
Large Signal Voltage Gain	$R_L = 10k\Omega$, $V_{OUT} = 0.3V$ to 4.5V	•	130	180		130	180		dB
Maximum Output Voltage Swing	$R_L = 10k\Omega$ $R_L = 100k\Omega$		0.15 - 4.85		0.15 - 4.85		V		
			0.02 - 4.97		0.02 - 4.97				
Slew Rate	$R_L = 10k\Omega$, $C_L = 50pF$		1.5		1.5		V/µs		
Gain Bandwidth Product	18 - 00) Vett = V			1.8		100	1.8		MHz
Supply Current	No Load T _A = 25°C	•		0.4	1 1.5		0.4	1.5	mA
Internal Sampling Frequency			MARI	300			300		Hz

The • denotes the specifications which apply over the full operating temperature range.

Note 1: Absolute Maximum Ratings are those values beyond which life of the device may be impaired.

Note 2: Connecting any terminal to voltages greater than V⁺ or less than V⁻ may cause destructive latch-up. It is recommended that no sources operating from external supplies be applied prior to power-up of the LTC1150.

Note 3: These parameters are guaranteed by design. Thermocouple effects preclude measurement of these voltage levels in high-speed automatic test systems. V_{OS} is measured to a limit determined by test equipment capability.

Note 4: Current Noise is calculated from the formula:


 $I_N = \sqrt{(2q \cdot I_b)}$

where $q = 1.6 \times 10^{-19}$ Coulomb.

TEST CIRCUITS

Offset Voltage Test Circuit

1M V+ 17 101150 6 OUTPUT RL DC-10Hz Noise Test Circuit





FOR 1Hz NOISE BW, INCREASE ALL THE CAPACITORS BY A FACTOR OF 10.


LTC1150 • TC02





TYPICAL PERFORMANCE CHARACTERISTICS






















TYPICAL PERFORMANCE CHARACTERISTICS

























TYPICAL PERFORMANCE CHARACTERISTICS AND EDGE AND

Large Signal Transient Response




 $V_S = \pm 15V$, $A_V = 1$, $C_L = 100pF$, $R_L = 10k\Omega$

Large Signal Transient Response, Pin 1 = Viet by mensed asi8 hope




 $V_S = \pm 15V$, $A_V = 1$, $C_L = 100pF$, PIN 1 = V^-

Small Signal Transient Response




 $V_S=\pm 15 V,\, A_V=1,\, C_L=100 pF,\, R_L=10 k\Omega$


Small Signal Transient Response,




Overload Recovery from




Overload Recovery from **Positive Saturation**






TYPICAL PERFORMANCE CHARACTERISTICS






0.1Hz-1Hz Noise, V = ±15V, T_A = 25°C, Internal Clock



0.1Hz-1Hz Noise, $V = \pm 15V$, $T_A = 25$ °C, $f_S = 1800$ Hz



1μV

PIN DESCRIPTIONS

1) 8-Pin Packages

Pin 1– Supply Current Programming. The supply current can be programmed through pin 1. When pin 1 is left open or tied to $+V_S$, the supply current defaults to $800\mu A$. Tying a resistor between pin 1 and pin 4, the negative supply pin, will reduce the supply current. The supply current, as a function of the resistor value, is shown in Typical Performance Characteristics.

Pin 2 - Inverting Input.

Pin 3 - Non-Inverting Input.

Pin 4 - Negative Supply.

Pin 5 – Optional External Clock Input. The LTC1150 has an internal oscillator to control the circuit operation of the amplifier if pin 5 is left open or biased at any DC voltage in the supply voltage range. When an external clock is

desirable it can be applied to pin 5. The applied clock is AC-coupled to the internal circuitry to simplified interface requirements. The amplitude of clock input signal needs to be greater than 2V and the voltage level has to be within the supply voltage range. Duty cycle is not critical. The internal chopping frequency is the external clock frequency divided by four. When frequency of the external clock falls below 100Hz (internal chopping at 25Hz), the internal oscillator takes over and the circuit chops at 550Hz.

Pin 6 - Output.

Pin 7 - Positive Supply.

Pin 8 – Clock Output. The signal coming out of this pin is at the internal oscillator frequency of about 2.2kHz (four times the chopping frequency) and has voltage levels at $V_H = +V_S$ and $V_L = V_S - 4.6V$. If the circuit is driven by an external clock, pin 8 is pulled up to $+V_S$.

APPLICATIONS INFORMATION

ACHIEVING PICOAMPERE/MICROVOLT PERFORMANCE

Picoamperes

In order to realize the picoampere level of accuracy of the LTC1150, proper care must be exercised. Leakage currents in circuitry external to the amplifier can significantly degrade performance. High quality insulation should be used (e.g., Teflon, Kel-F); cleaning of all insulating surfaces to remove fluxes and other residues will probably be necessary – particularly for high temperature performance. Surface coating may be necessary to provide a moisture barrier in high humidity environments.

Board leakage can be minimized by encircling the input connections with a guard ring operated at a potential close to that of the inputs: in inverting configurations the guard ring should be tied to ground; in non-inverting connections to the inverting input. Guarding both sides of the printed circuit board is required. Bulk leakage reduction depends on the guard ring width.

Microvolts

Thermocouple effects must be considered if the LTC1150's ultra low drift is to be fully utilized. Any connection of dissimilar metals forms a thermoelectric junction producing an electric potential which varies with temperature (Seebeck effect). As temperature sensors, thermocouples exploit this phenomenon to produce useful information. In low drift amplifier circuits the effect if a primary source of error.

Connectors, switches, relay contacts, sockets, resistors, solder, and even copper wire are all candidates for thermal EMF generation. Junctions of copper wire from different manufacturers can generate thermal EMFs of 200nV/°C—four times the maximum drift specification of the LTC1150. The copper/kovar junction, formed when wire or printed circuit traces contact a package lead, has a thermal EMF of approximately $35\mu V/^{\circ}C$ — 700 times the maximum drift specification of the LTC1150.

Minimizing thermal EMF-induced errors is possible if judicious attention is given to circuit board layout and

component selection. It is good practice to minimize the number of junctions in the amplifier's input signal path. Avoid connectors, sockets, switches, and relays where possible. In instances where this is not possible, attempt to balance the number and type of junctions so that differential cancellation occurs. Doing this may involve deliberately introducing junctions to offset unavoidable junctions.

Figure 1 is an example of the introduction of an unnecessary resistor to promote differential thermal balance. Maintaining compensating junctions in close physical proximity will keep them at the same temperature and reduce thermal EMF errors.




Figure 1. Extra Resistors Cancel Thermal EMF

When connectors, switches, relays and/or sockets are necessary they should be selected for low thermal EMF activity. The same techniques of thermally-balancing and coupling the matching junctions are effective in reducing the thermal EMF errors of these components.

Resistors are another source of thermal EMF errors. Table 1 shows the thermal EMF generated for different resistors. The temperature gradient across the resistor is important, not the ambient temperature. There are two junctions formed at each end of the resistor and if these junctions are at the same temperature, their thermal EMFs will cancel each other. The thermal EMF numbers are approximate and vary with resistor value. High values give higher thermal EMF.

Table 1. Resistor Thermal EMF

Resistor Type	Thermal EMF/°C Gradient
Tin Oxide	~mV/°C
Carbon Composition	~450µV/°C
Metal Film	~20µV/°C
Wire Wound Evenohm Manganin	~2μV/°C ~2μV/°C

PACKAGE-INDUCED OFFSET VOLTAGE

Package-induced thermal EMF effects are another important source of errors. It arises at the copper/kovar junctions formed when wire or printed circuit traces contact a package lead. Like all the previously mentioned thermal EMF effects, it is outside the LTC1150's offset nulling loop and cannot be cancelled. Metal can H packages exhibit the worst warm-up drift. The input offset voltage specification of the LTC1150 is actually set by the package-induced warm-up drift rather than by the circuit itself. The thermal time constant ranges from 0.5 to 3 minutes, depending on package type.

ALIASING

Like all sampled data systems, the LTC1150 exhibits aliasing behavior at input frequencies near the sampling frequency. The LTC1150 includes a high-frequency correction loop which minimizes this effect; as a result, aliasing is not a problem for most applications.

For a complete discussion of the correction circuitry and aliasing behavior, please refer to the LTC1051/53 data sheet.

SYNCHRONIZATION OF MULTIPLE LTC1150's

When synchronization of several LTC1150's is required, one of the LTC1150's can be used to provide the "master" clock to control over 100 "slave" LTC1150's. The master clock, coming from pin 8 of the master LTC1150, can directly drive pin 5 of the slaves. Note that pin 8 of the slave LTC1150's will be pulled up to +V_S.

If all the LTC1150's are to be synchronized with an external clock, then the external clock should drive pin 5 of all the LTC1150's.



LEVEL SHIFTING THE CLOCK AND ISSUED TO THE PROPERTY OF THE PRO

Level shifting is needed if the clock output of the LTC1150 in \pm 15V operation must interface to regular +5V logic circuits. Figures 2 and 3 show some typical level shifting circuits.

When operated from a single +5V or $\pm5V$ supplies, the LTC1150 clock output at pin 8 can interface to TTL or CMOS inputs directly.




Figure 2. Output Level Shift (Option 1) and applications

LOW SUPPLY OPERATION OF THE

The minimum supply for proper operation of the LTC1150 is typically below 4.0V (± 2.0 V). In single supply applications, PSRR is guaranteed down to 4.7V (± 2.35 V) to ensure proper operation down to the minimum TTL specified voltage of 4.75V.






Figure 3. Output Level Shift (Option 2)

TYPICAL APPLICATIONS

Low Level Photodectector



Ground Force Reference




APPLICATION: TO FORCE TWO GROUND POINTS IN A SYSTEM WITHIN 5µV.


2


TYPICAL APPLICATIONS

Paralleling to Improve Noise




Battery Discharge Monitor





TYPICEL RPPLICATIONS



SECTION 3—INSTRUMENTATION AMPLIFIERS

3



SI	ECTION 3—INSTRUMENTATION AMPLIFIERS	
	INDEX	3-2
	SELECTION GUIDE	
	PROPRIETARY PRODUCTS	
	LTC1100, Precision, Zero Drift Instrumentation Amplifier	3-4
	LT1101, Precision, Micropower, Single Supply Instrumentation Amplifier (Fixed Gain = 10 or 100)	3-11
	LT1102, High Speed, Precision, JFET Input Instrumentation Amplifier (Fixed Gain = 10 or 100)	3-23
	LT1193, Video Difference Amplifier, Adjustable Gain	2-159
	LT1194, Video Difference Amplifier, Gain of 10	2-171

Offset \

4n19-8 a

Instrumentation Amps

optional external capacitor can be added from pin 7 to 8 to failer the device's 18kHz bandwidth and to

Micropower Single Supply LT1101

Company of the Compan		The second second second	
e 1. To 1. 100 is a bugh precision instrumentation a	AM/AI/AC	M/I/C	S
Fixed Gains Available	10, 100	10, 100	10, 100
Max Gain Error	0.040%	0.060%	0.060%
Max Gain Non-Linearity	7ppm	8ppm	8ppm
Max V _{OS}	160μV	220μV	250μV
Max los	0.6nA	0.9nA	0.9nA
Max IB	8nA	10nA	10nA
Max Supply Current	105μΑ	120μΑ	120μΑ
Min CMRR	95dB	92dB	92dB
Min Supply Voltage	2.3V	2.3V	2.3V
Max Output Swing	3.5V/0.001V	3.5V/0.001V	3.5V/0.001V
Packages Available	H, J8/N8/H, J8, N8	H, J8/N8/H, J8, N8	S

Fast JFET Input LT1102

	Machinia Aus eteminate	AM/AC	M/I/C
n striftee mou	Fixed Gains Available	10, 100	10, 100
alty	Min Slew Rate	21V/μs	18V/μs
100	Max Settling Time to 0.01%	6.5µs	6.5µs
vocionnos Tuca	Min Gain Bandwidth Product	20MHz	17MHz
	Max Gain Error	0.05%	0.07%
1.03	Max Gain Non-Linearity	14ppm	18ppm
F	Max Offset Voltage	600μV	900μV
	Max Bias Current	40pA	60pA
	Min CMRR	84dB	82dB
	Max Supply Current	5.0mA	5.6mA
	Packages Available	H/H, N8	H, J8/N8/H, J8, N8

Low Offset, Low Drift LTC1100

	C (-40°C to 85°C)	CS (-40°C to 85°C)
Fixed Gains Available	100	10,100
Max Gain Error	0.075%	0.075%
Max Gain Non-Linearity	20ppm	20ppm
Max Vos	10μV	10μV
Max Vos Drift with Temperature	0.01μV/°C	0.01µV/°C
Typ 0.1Hz to 10Hz Input Noise Voltage	1.9μVp-p	1.9µVp-p
Max I _B	65pA	65pA
Min CMRR	90dB	90dB
Max Supply Current	3.8mA	3.8mA
Packages Available	N8	S



Precision, Chopper Stabilized Instrumentation Amplifier

FEATURES

- Offset Voltage 10µV Max
- Offset Voltage Drift 50nV/°C Max
- Bias Current 50pA Max
- Offset Current 50pA Max
- Gain Non-Linearity 8ppm Max
- Gain Error ±0.05% Max
- CMRR104dB
- 0.1Hz-10Hz Noise 2μVp-p
- Single 5V Supply Operation
- 8-Pin MiniDIP

APPLICATIONS

- Thermocouple Amplifiers
- Strain Gauge Amplifiers
- Differential to Single Ended Converters

DESCRIPTION

The LTC1100 is a high precision instrumentation amplifier using chopper stabilization techniques to achieve outstanding DC performance. The input DC offset is typically $1\mu V$ while the DC offset drift is typically $10nV/^{\circ}C$; a very low bias current of 50pA is also achieved.

The LTC1100 is self contained; that is, it achieves a differential gain of 100 without any external gain setting resistor or trim pot. The gain linearity is 8ppm and the gain drift is 4ppm/°C. The LTC1100 operates from a single 5V supply up to $\pm 8V$. The output typically swings 300mV from its power supply rails with a 10k load.

An optional external capacitor can be added from pin 7 to pin 8 to tailor the device's 18kHz bandwidth and to eliminate any unwanted noise pickup.

The LTC1100 is also offered in a 16-pin surface mount package with selectable gains of 10 or 100.


The LTC1100 is manufactured using Linear Technology's enhanced LTCMOS $^{\text{TM}}$ silicon gate process.

BLOCK DIAGRAM

7 99R 1 99R 1 99R 1 4 (V⁺)

TYPICAL APPLICATION

Single 5V Supply, DC Instrumentation Amplifier



 $V_{OUT} = 100 (+V_{IN} - -V_{IN})$


LTC1100 • TA01

ABSOLUTE MAXIMUM RATINGS

Operating Temperature Range	
LTC1100M/AM	55°C to 125°C
LTC1100C/AC	40°C to 85°C
Storage Temperature Range	65°C to 150°C

Lead Temperature (Soldering, 10 sec.)	300°C
Total Supply Voltage (V+ to V-)	
Input Voltage $(V^+ + 0.3V)$ to	
Output Short Circuit Duration	Indefinite

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $V_{S}=\pm5V$, $R_{L}=10k$, $C_{C}=1000pF$, unless otherwise specified.

Rogerrot	22A66113	TI	LTO	1100ACN	I/ACJ	1	TC1100CN	I/CJ	
PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Gain Error 850.0 to 0	T _A = 25°C	•	0	0.01	0.05 0.1	TAP 25K	0.01	0.075 0.15	±%
Gain Non-Linearity	T _A = 25°C			3 12	8 30		3 12	20 60	ppm
Input Offset Voltage	(Note 1)			±1	±10	1962 = 20	±1	±10	μV
Input Offset Voltage Drift	(Note 1)			±5	± 100		± 5	±100	nV/°C
Input Noise Voltage	DC to 10Hz, T _A = 25°C		-1.6	1.9	OleyA		1.9		μVр-р
Input Bias Current	T _A = 25°C		1 18	2.5	50 120	If and ity	2.5	65 135	pA
Input Offset Current		•		10	50	A PARTIE	10	65	pA
Common Mode Rejection Ratio	$V_{CM} = +2.3V \text{ to } -4.7V \text{ (Note 2)}$		104	115		90	110	Towers III	dB
Power Supply Rejection Ratio	$V_S = \pm 2.375V \text{ to } \pm 8V$	•	120			105			dB
Output Voltage Swing	$R_L = 2k\Omega$, $V_S = \pm 8V$ $R_L = 10k\Omega$, $V_S = \pm 8V$	•	-7.2 -7.7		6.2 7.5	-7.2 -7.7	art F o	6.2 7.5	V
Supply Current	T _A = 25°C		30 4	2.4 3.4	2.8		2.4 3.4	3.3 4.5	mA
Internal Sampling Frequency	T _A = 25°C		9 18	2.8	VIII of Ven	14 - 34	2.8	ply Resection	kHz
Bandwidth	T _A = 25°C			18			18		kHz



ELECTRICAL CHARACTERISTICS $V_S = \pm 5V, R_L = 10k, C_C = 1000 pF$, unless otherwise specified.

13-201, II[-10K, 0[-1000]	F mainthin 2 Variety annua	Dhee	1		anasi	Lander of the	out II na	Organiza
PARAMETER	CONDITIONS	3 Ista	LTC1100AM. MIN TYP	MAX	MIN	TC1100N TYP	/IJ MAX	UNITS
Gain Error	T _A = 25°C	•	0.01	0.05 0.11	agn	0.01	0.075 0.15	±%
Gain Non-Linearity	T _A = 25°C	•	3	8 40		3	20 65	ppm
Input Offset Voltage	(Note 1)		±1	±10	on ca	±1	±10	μV
Input Offset Voltage Drift	(Note 1)	•	±5	± 100	DI AN BRIDGE	±5	± 100	nV/°C
Input Noise Voltage	DC to 10Hz, T _A = 25°C		1.9	ia.		1.9		μVр-р
Input Bias Current	T _A = 25°C		83.5MUV	50 300		5	65 450	pA
Input Offset Current	10VE) (8.7)	•		80	part -		120	pA
Common Mode Rejection Ratio	$V_{CM} = -4.7V \text{ to } +2.3V$	•	100	317	90			dB
Power Supply Rejection Ratio	$V_S = \pm 2.375V \text{ to } \pm 8V$	•	115	GIT I	95			dB
Output Voltage Swing	$R_L = 10k\Omega$, $V_S = \pm 8V$ $R_L = 2k\Omega$, $V_S = \pm 8V$	•	-7.4 -7.0	7.4 6.0	- 7.4 - 7.0		7.4 6.0	V
Supply Current	T _A = 25°C		2.4	4.2	BEADANGE CERAMIC OF	2.4	3.3 4.6	mA
Internal Sampling Frequency	T _A = 25°C		2.8			2.8		kHz
Bandwidth	T _A = 25°C		18			18		kHz

ELECTRICAL CHARACTERISTICS $V_S = \pm 5V$, $R_L = 10k$, $C_C = 1000 pF$, unless otherwise specified.

FO/HOOM LOX	EDMINION DE	MIL		LTC	1100A	CS		LTC1100	CS	
PARAMETER	CONDITIONS		MIN		TYP	MAX	MIN	TYP	MAX	UNITS
Gain Error 2000 1000	$T_A = 25^{\circ}C, A_V = 100$ $A_V = 100$	•			0.01	0.05 0.1	T _A = 25°C	0.01	0.075 0.15	±%
\$ 20 ppm	$A_V = 10$ $A_V = 10$	•			0.01	0.04 0.1	$T_A=25^{\circ}\mathrm{C}$	0.01	0.06 0.15	Froid resi
Gain Non-Linearity	$T_A = 25$ °C, $A_V = 100$ $A_V = 100$ $A_V = 10$	•		8	3 12 1	8 30 8	(Note 1)	3 12 1	20 60 10	ppm
9-9/4 6.7	A _V =10	•		-		25	CHO1 et 00		40	BioW fago
Input Offset Voltage	(Note 1)			4	± 1	± 10	TA = 25°C	±1	±10	μ١
Input Offset Voltage Drift	(Note 1)	•		1	5	± 100		± 5	± 100	nV/°C
Input Noise Voltage	DC to 10Hz, T _A = 25°C	er en langer		80	1.9			1.9	1137	μVр-р
Input Bias Current	T _A = 25°C	•	12	9	2.5	50 120	Ves telly	2.5	65 135	p.A
Input Offset Current	6.2 +7.2	•	-72	0.	10	50	BL = Slett Vi	10	65	pA
Common Mode Rejection Ratio	V _{CM} =-4.7V to +2.3V, A _V =100 A _V =10	•	104 95		115	Vary	90 85	110	hen	dB
Power Supply Rejection Ratio	$V_S = \pm 2.375 V$ to $\pm 8 V$	•	120	11			105	yans	illusti endom	dB

ELECTRICAL CHARACTERISTICS

 $V_S = \pm 5V$, $R_L = 10k$, $C_C = 1000 pF$, unless otherwise specified.

27.8	riection Rations Common Mode Rangays		Loppity Re	TC1100A0	S					
PARAMETER		CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Output Voltage S	Swing	$R_L=10k\Omega$, $V_S=\pm8V$ $R_L=2k\Omega$, $V_S=\pm8V$	•	-7.2 -7.7		6.2 7.5	-7.2 -7.7	3 33 - AT	6.2 7.5	V
Supply Current	Stell Reader	T _A = 25°C			2.4 3.4	2.8	N	2.4 3.4	3.3 4.5	mA
Internal Sampling Frequency		T _A = 25°C			2.8	ā		2.8		kHz
Bandwidth	G = 100	T _A = 25°C			18	9	7A = 12B · C	18	NIF	kHz
	G = 10	75 E / LE			180			180	No	1 5


The • denotes the specifications which apply over the full operating temperature range.

Note 1: These parameters are guaranteed by design. Thermocouple effects preclude measurement of these voltage levels in high speed


automatic test systems. V_{OS} is measured to a limit determined by test equipment capability.


Note 2: See Applications Information, Single Supply Operation.


LTC1100CS BLOCK DIAGRAM





LTC1100 - BD0










































Small Signal Transient Response









PIN DESCRIPTION

8-Pin DIP (16-Pin SO)

Pin 1 (2) GND REF – Connect to system ground. This sets the zero reference for the internal op amps.

Pin 2 (4) +CMRR – This pin tailors the gain of the internal amplifiers to maximize AC CMRR. For applications which emphasize CMRR requirements, connect a 100k resistor and a 10pF capacitor in series from +CMRR to ground. See the Applications section.

Pin 3 (6) -V_{IN} - Inverting Input.

Pin 4 (7) V⁻ - Negative Supply.

Pin 5 (10) V+ - Positive Supply.

Pin 6 (11) + V_{IN} - Non-Inverting Input.

Pin 7 (13) COMP – This pin reduces the bandwidth of the internal amplifiers for applications at or near DC. Clock feedthru from the internal sampling clock can also be

suppressed by using the COMP pin. The standard compensation circuit is a capacitor from COMP to V_{OUT} , sized to provide an RC pole with the internal 247k resistor (22.5k for LTC1100CS in gain-of-10 mode). See the Applications section

Pin 8 (15) Vout – Signal Output.

16-Pin SO Package Only

(3) G=10 - Short to pin (2) for gain of 10. Leave disconnected for gain of 100.

(14) G=10 - Short to pin (15) for gain of 10. Leave disconnected for gain of 100.

NOTE: Both pins must be shorted or open to provide correct gain.

(1),(5),(8),(9),(12),(16) NC – No internal connection.

Common Mode Rejection

Due to very precise matching of the internal resistors, no trims are required to obtain a DC CMRR of better than 100dB. However, things change as frequency rises. The inverting amplifier is in a gain of 1.01 (1.1 for gain of 10), while the non-inverting amplifier is in a gain of 99 (9 for gain of 10). As frequency rises, the higher gain amplifier hits its gain-bandwidth limit long before the low gain amplifier, degrading CMRR. The solution is straightforward — slow down the inverting amplifier to match the non-inverting amp. Figure 1 shows the recommended circuit. The problem is less pronounced in the LTC1100CS in gain-of-10 mode; no CMRR trims are necessary.




Figure 1. Improving AC CMRR

Overcompensation

Many instrumentation amplifier applications process DC or low frequency signals only; consequently the 18kHz (180kHz for G=10) bandwidth of the LTC1100 can be reduced to minimize system errors or reduce transmitted clock noise by using the COMP pin. A feedback cap from COMP to V_{OUT} will react with the 247k internal resistor (22.5k for G=10) to limit the bandwidth, as in Figure 2.




Figure 2. Overcompensation to Reduce System Bandwidth

Aliasing

The LTC1100 is a chopper stabilized instrumentation amplifier; like all sampled systems it exhibits aliasing behavior for input frequencies at or near the internal sampling frequency. The LTC1100 incorporates specialized anti-aliasing circuitry which typically attenuates aliasing products by \geq 60dB; however, extremely sensitive systems may still have to take precautions to avoid aliasing errors. For more information, see the LTC1051/1053 data sheet.

Single Supply Operation

The LTC1100 will operate on a single 5V supply, and the common mode range of the internal op amps includes ground; single supply operation is limited only by the output swing of the op amps. The internal inverting amplifier has a negative saturation limit of 5mV typically, setting the minimum common mode limit at 5mV/1.01 (or 1.1 for gain of 10). The inputs can be biased above ground as shown in Figure 3. Low cost biasing components can be used since any errors appear as a common mode term and are rejected.

The minimum differential input voltage is limited by the swing of the output op amp. Lightly loaded, it will swing down to 5mV, allowing differential input voltages as low as $50\mu V$ ($450\mu V$ for gain of 10). Single supply operation limits the LTC1100 to positive differential inputs only; negative inputs will give a saturated zero output.




Figure 3.



Precision, Micropower,

Single Supply Instrumentation Amplifier (Fixed Gain = 10 or 100)

FEATURES

■ Gain Error	0.04% Max
■ Gain Non-Linearity	0.0008% (8ppm) Max
■ Gain Drift	4ppm/°C Max
Supply Current	105μA Max
 Offset Voltage 	160 _μ V Max
 Offset Voltage Drift 	0.4μV/°C Typ
 Offset Current 	600pA Max
■ CMRR, G = 100	100dB Min
0.1Hz to 10Hz Noise	0.9 _μ Vp-p Typ
	2.3pAp-p Typ
■ Gain Bandwidth Product	250kHz Min

APPLICATIONS

Single or Dual Supply Operation

■ Surface Mount Package Available

- Differential Signal Amplification in Presence of Common-Mode Voltage
- Micropower Bridge Transducer Amplifier
 - Thermocouples
 - Strain Gauges
 - Thermistors
- Differential Voltage to Current Converter
- Transformer Coupled Amplifier
- 4mA-20mA Bridge Transmitter

DESCRIPTION

The LT1101 establishes the following milestones:


- (1) It is the first micropower instrumentation amplifier,
- (2) It is the first single supply instrumentation amplifier,
- (3) It is the first instrumentation amplifier to feature fixed gains of 10 and/or 100 in low cost, space-saving 8-lead packages.

The LT1101 is completely self-contained; no external gain setting resistor is required. The LT1101 combines its micropower operation (75µA supply current) with a gain error of 0.008%, gain linearity of 3ppm, gain drift of 1ppm/°C. The output is guaranteed to drive a 2k load to $\pm 10V$ with excellent gain accuracy.


Other precision specifications are also outstanding: 50µV input offset voltage, 130pA input offset current, and low drift (0.4µV/°C and 0.7pA/°C). In addition, unlike other instrumentation amplifiers, there is no output offset voltage contribution to total error.

A full set of specifications are provided with ± 15V dual supplies and for single 5V supply operation. The LT1101 can be operated from a single lithium cell or two Ni-Cad batteries. Battery voltage can drop as low as 1.8V, yet the LT1101 still maintains its gain accuracy. In single supply applications, both input and output voltages swing to within a few millivolts of ground. The output sinks current while swinging to ground - no external, power consuming pull down resistors are needed.

BLOCK DIAGRAM



Gain Error Distribution T_=25°C




ABSOLUTE MAXIMUM RATINGS

Supply Voltage
Differential Input Voltage ± 36V
Input Voltage Equal to Positive Supply Voltage
10V Below Negative Supply Voltage
Output Short Circuit Duration Indefinite
Lead Temperature (Soldering, 10 sec.)300°C

Operating Temperature Range	
LT1101AM/LT1101M	55°C to 125°C
LT1101AI/LT1101I	40°C to 85°C
LT1101AC/LT1101C/LT1101S	0°C to 70°C
Storage Temperature Range	
All Grades	65°C to 150°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS

 $V_S = 5V$, 0V, $V_{CM} = 0.1V$, $V_{REF(PIN~1)} = 0.1V$, G = 10 or 100, $T_A = 25$ °C, unless otherwise noted (Note 3).

	Crimone College		LT1	101AM/A	AI/AC	1	T1101M/I/	C/S	UNITS
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	
GE	Gain Error	G = 100, V _O = 0.1V to 3.5V, R _L = 50k G = 10, V _O = 0.1V to 3.5V, R _L = 50k		0.010 0.009	0.050 0.040		0.011 0.010	0.075 0.060	% %
G _{NL}	Gain Non-Linearity	G = 100, R _L = 50k G = 10, R _L = 50k (Note 1)		20 3	60 7		20	75 8	ppm ppm
Vos	Input Offset Voltage	LT1101S	officer/se-	50	160	1 150	60 250	220 600	μV μV
los	Input Offset Current			0.13	0.60		0.15	0.90	nA
l _B	Input Bias Current			6	8		6	10	nA
Is	Supply Current			75	105	SUPPLY S	78	120	μΑ



 $\begin{tabular}{ll} \textbf{ELECTRICAL CHARACTERISTICS} \\ V_S = 5V, 0V, V_{CM} = 0.1V, V_{REF(PIN~1)} = 0.1V, G = 10 \ or \ 100, T_A = 25 \ ^{\circ}C, unless \ otherwise \ noted \ (Note \ 3). \\ \end{tabular}$

			LT1	101AM/	AI/AC	1			
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
CMRR	Common-Mode Rejection Ratio	1k Source Imbalance G = 100, V _{CM} = 0.07V to 3.4V G = 10, V _{CM} = 0.07V to 3.1V	95 84	106 100	Ce N	92 82	105 99	PARAN British	dB dB
K 1	Minimum Supply Voltage	(Note 4)	A Vor	1.8	2.3		1.8	2.3	V
Vo	Maximum Output Voltage Swing	Output High, 50k to GND Output High, 2k to GND Output Low, V _{REF} = 0, No Load Output Low, V _{RFF} = 0, 2k to GND Output Low, V _{RFF} = 0, 1 _{NINK} = 100µA	4.1 3.5	4.3 3.9 3.3 0.5 90	6 1 130	4.1 3.5	4.3 3.9 3.3 0.5 90	6 1 130	V V mV mV
BW	Bandwidth	G = 100 (Note 1) G = 10 (Note 1)	2.0	3.0	r=0	2.0	3.0	100	kHz kHz
SR	Slew Rate	(Note 1)	0.04	0.07		0.04	0.07	Indrai -	VIμS

ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$, $V_{CM} = 0V$, $T_A = 25^{\circ}C$, Gain = 10 or 100, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	LT1 MIN	101AM/AI/ TYP	AC MAX	MIN	T1101M/I/C	S/S MAX	UNITS
GE	Gain Error	G = 100, $V_0 = \pm 10V$, $R_L = 50k$ G = 100, $V_0 = \pm 10V$, $R_L = 2k$ G = 10, $V_0 = \pm 10V$, $R_L = 50k$ or $2k$	R.H ar VSI VSI z. of Vf	0.008	0.040 0.055 0.040	mile	0.009 0.012 0.009	0.060 0.070 0.060	% % %
G _{NL}	Gain Non-Linearity	G = 100, R _L = 50k G = 100, R _L = 2k G = 10, R _L = 50k or 2k		7 24 3	16 45 8) is	8 25 3	20 60 9	ppm ppm ppm
Vos	Input Offset Voltage	LT1101S		50	160		60 250	220 600	μ\ μ\
Ios	Input Offset Current		TWO S	0.13	0.60	(C) (C) (C)	0.15	0.90	n/
l _B	Input Bias Current		Card S	6	8	A SABBI	6	10	n.A
	Input Resistance Common-Mode Differential Mode	(Note 1) (Note 1)	4 7	7 12	VIED.	3 5	7 12	1 A C	GΩ GΩ
en	Input Noise Voltage	0.1Hz to 10Hz (Note 2)		0.9	1.8		0.9	UERT	μVp-p
	Input Noise Voltage Density	f _o = 10Hz (Note 2) f _o = 1000Hz (Note 2)	10V, N, wall 10V, N, = 13	45 43	64 54		45 43	(1992)	nV/√Hz nV/√Hz
in	Input Noise Current	0.1Hz to 10Hz (Note 2)	AN - WILLIAM	2.3	4.0		2.3	Total Total	pAp-p
Plango Plango	Input Noise Current Density	f _o = 10Hz (Note 2) f _o = 1000Hz	40.00	0.06 0.02	0.10		0.06 0.02	s(oM)	pA/√Hz pA/√Hz
	Input Voltage Range	G = 100 G = 10	+ 13.0 - 14.4 + 11.5 - 13.0	+ 13.8 - 14.7 + 12.5 - 13.3		+ 13.0 - 14.4 + 11.5 - 13.0	+ 13.8 - 14.7 + 12.5 - 13.3	Gain -	V
CMRR	Common-Mode Rejection Ratio	1k Source Imbalance G = 100, Over CM Range G = 10, Over CM Range	100 84	112 100	DITTLE BISIN	98 82	112 99	tugni	dB dB
PSRR	Power Supply Rejection Ratio	$V_S = +2.2V$, $-0.1V$ to $\pm 18V$	102	114		100	114	logni	dB
Is	Supply Current	0.0 0.0		92	130	mill lifen	94	150	μΑ
Vo	Maximum Output Voltage Swing	R _L = 50k R _L = 2k	± 13.0 ± 11.0	± 14.2 ± 13.2	ioM)	± 13.0 ± 11.0	± 14.2 ± 13.2	negin (V
BW	Bandwidth	G = 100 (Note 1) G = 10 (Note 1)	2.3 25	3.5 37	1 9 1	2.3 25	3.5 37	rajeO.	kHz kHz
SR	Slew Rate	100 112	0.06	0.10	= ₂ V	0.06	0.10	Popus	V/μS

Note 1: This parameter is not tested. It is guaranteed by design and by inference from other tests.

Note 2: This parameter is tested on a sample basis only.

Note 3: These test conditions are equivalent to $V_S = 4.9V$, -0.1V, $V_{CM} = 0V$, $V_{REF(PIN 1)} = 0V.$

Note 4: Minimum supply voltage is guaranteed by the power supply rejection test. The LT1101 actually works at 1.8V supply with minimal degradation in performance.



THU	XAM SYT MIN	XAM STY BUM	LT	1101AM/A	No.		LT1101M/I		191145
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
GE	Gain Error	$G = 100, V_0 = \pm 10V, R_L = 50k$ $G = 100, V_0 = \pm 10V, R_L = 5k$ $G = 10, V_0 = \pm 10V, R_L = 50k \text{ or } 5k$	LC of V10.0	0.024 0.030 0.015	0.070 0.100 0.070	to stigVyk	0.026 0.035 0.018	0.100 0.130 0.100	% %
TCGE	Gain Error Drift (Note 1)	G = 100, R _L = 50k G = 100, R _L = 5k G = 10, R _L = 50k or 5k	Berto GNO 2k to GND buese II. No	2 2 1	4 7 4	žiro	2 2 1	5 8 5	ppm/°C ppm/°C
G _{NL}	Gain Non-Linearity	G = 100, R _L = 50k G = 100, R _L = 5k G = 10, R _L = 50k G = 10, R _L = 5k	(1) (1) (1) (1) (1) (1) (1) (1) (1) (1)	24 70 4 10	70 300 13 40		26 75 5 12	90 500 15 60	ppm ppm ppm ppm
Vos	Input Offset Voltage	T0.0 #0.0		90	350		110	500	μ\
ΔV _{OS} /ΔΤ	Input Offset Voltage Drift	(Note 1)		0.4	2.0		0.5	2.8	μVI°C
los	Input Offset Current		201	0.16	0.80	AMA	0.19	1.30	n/
ΔΙ _{ΟS} /ΔΤ	Input Offset Current Drift	(Note 1)	lumodin s	0.5	4.0	- man	0.8	7.0	pA/°C
I _B	Input Bias Current			7	10		7	12	n/
ΔΙ _Β /ΔΤ	Input Bias Current Drift	(Note 1)		10	25		10	30	pA/°C
CMRR	Common-Mode Rejection Ratio	G = 100, V _{CM} = -14.4V to 13V G = 10, V _{CM} = -13V to 11.5V	96 80	111 99	1 = 0	94 78	111 98	IniaD	dE dE
PSRR	Power Supply Rejection Ratio	$V_S = +3.0, -0.1V \text{ to } \pm 18V$	98	110	1=0	94	110		dE
Is	Supply Current	25	1	105	165	- 1013	108	190	μF
V ₀	Maximum Output Voltage Swing	R _L = 50k R _L = 5k	± 12.5 ± 11.0	± 14.0 ± 13.5	n=0	± 12.5 ± 11.0	± 14.0 ± 13.5	Kentural	

ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$, $V_{CM} = 0V$, Gain = 10 or 100, $0^{\circ}C \le T_A \le 70^{\circ}C$, unless otherwise noted.

	9 3	7 12		LT1101AC		ebs	LT1101C/S	HÓ I	
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
G _E	Gain Error	$G = 100, V_0 = \pm 10V, R_L = 50k$ $G = 100, V_0 = \pm 10V, R_L = 2k$ $G = 10, V_0 = \pm 10V, R_L = 50k$ or $2k$	2) to 2)	0.012 0.018 0.009	0.055 0.085 0.055	egal	0.014 0.020 0.010	0.080 0.100 0.080	% % %
TCGE	Gain Error Drift (Note 1)	G = 100, R _L = 50k G = 100, R _L = 2k G = 10, R _L = 50k or 2k	2)	1 2 1	4 7 4	Inac	1 2 1	5 9 5	ppm/°C ppm/°C
G _{NL}	Gain Non-Linearity	G = 100, R _L = 50k G = 100, R _L = 2k G = 10, R _L = 50k or 2k		9 33 4	25 75 10	egran	10 36 4	35 100 11	ppm ppm ppm
V _{OS}	Input Offset Voltage	LT1101S	\$3/50	70	250		85 300	350 800	μV μV
ΔV _{OS} /ΔΤ	Input Offset Voltage Drift	(Note 1) LT1101S	Ranga	0.4	2.0		0.5 1.2	2.8 4.5	μV/°C μV/°C
los	Input Offset Current		W. W. DESIGN	0.14	0.70		0.17	1.10	nA
ΔI _{OS} /ΔT	Input Offset Current Drift	(Note 1)		0.5	4.0		0.8	7.0	pA/°C
l _B	Input Bias Current	8 st. a. 10 St. a. 11		6	9		6	11	nA
ΔΙ _Β /ΔΤ	Input Bias Current Drift	(Note 1)		10	25		10	30	pA/°C
CMRR	Common-Mode Rejection Ratio	G = 100, V _{CM} = -14.4V to 13V G = 10, V _{CM} = -13V to 11.5V	98 82	112 100	1 = 0 1 = D	96 80	112 99	basis	dB dB
PSRR	Power Supply Rejection Ratio	$V_S = 2.5, -0.1V \text{ to } \pm 18V$	100	112		97	112	Slaw	dB
Is	Supply Current	and foldone temperature in sample	An nun-uñ	98	148	In a Center	100	170	μА
Vo	Maximum Output Voltage Swing	R _L = 50k R _L = 2k	± 12.5 ± 10.5	± 14.1 ± 13.0	elesel sign	± 12.5 ± 10.5	± 14.1 ± 13.0	mining pir	V


ELECTRICAL CHARACTERISTICS $V_S = 5V, \, 0V, \, V_{CM} = 0.1V, \, V_{REF(PIN \, 1)} = 0.1V, \, Gain = 10 \, or \, 100, \, -55^{\circ}C \leq T_A \leq 125^{\circ}C \, for \, AM/M \, grades, \, -40^{\circ}C \leq T_A \leq 85^{\circ}C \, for \, Al/I \, grades, \, unless otherwise noted.$


	PARAMETER	firmouraging a	- 11	T1101AN	I/AI		So Likiber		
SYMBOL		CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
G _E	Gain Error	$G = 100$, $V_0 = 0.1V$ to 3.5V; $R_L = 50k$ $G = 10$, $V_{CM} = 0.15$, $R_L = 50k$		0.026 0.011	0.080 0.070	OF ALES	0.028 0.014	0.120 0.100	%
TCGE	Gain Error Drift	R _L = 50k (Note 1)	351	1	4	CHEE -A	1	5	ppm/°C
G _{NL}	Gain Non-Linearity	G = 100, R _L = 50k G = 10, R _L = 50k (Note 1)		45 4	110 13	es curires	48 5	140 15	ppm
Vos	Input Offset Voltage	THE PRODUCT OF THE PROPERTY OF	18.78.1-	90	350	ugid il	110	500	μV
ΔV _{OS} /ΔT	Input Offset Voltage Drift	(Note 1)		0.4	2.0		0.5	2.8	μVI°C
los	Input Offset Current	3	1 34	0.16	0.80		0.19	1.30	n.A
ΔI _{OS} /ΔT	Input Offset Current Drift	(Note 1)		0.5	4.0		0.8	7.0	pA/°C
I _B	Input Bias Current		I de la	7	10		7	12	n.A
ΔΙ _Β /ΔΤ	Input Bias Current Drift	(Note 1)		10	25	2 14	10	30	pA/°C
CMRR	Common-Mode Rejection Ratio	$G = 100, V_{CM} = 0.1V \text{ to } 3.2V$ $G = 10, V_{CM} = 0.1V \text{ to } 2.9V, V_{REF} = 0.15V$	91 80	105 98		88 77	104 97	J-HOH WAR	dE dE
Is	Supply Current	neta yanging ayar	DIS HIGH	88	135		92	160	μΑ
Vo	Maximum Output Voltage Swing	Output High, 50k to GND Output High, 2k to GND	3.8 3.0	4.1 3.7		3.8	4.1 3.7	TayO to	na nipo v
	TAMES AND SERVICE OF AU THE ROCK UNITED REASONS AT ALL THE ROCK UNITED REASONS AT ALL	Output Low, V _{REF} = 0, No Load Output Low, V _{REF} = 0, 2k to GND Output Low, V _{REF} = 0, I _{SINK} = 100 µA		4.5 0.7 125	8 1.5 170	- XS	4.5 0.7 125	8 1.5 170	mV mV


ELECTRICAL CHARACTERISTICS


 $V_S = 5\text{V, 0V, V}_{CM} = 0.1\text{V, V}_{REF(PIN~1)} = 0.1\text{V, Gain} = 10~\text{or}~100, 0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C, unless otherwise noted.}$


PARAMETER			LT1101AC			LT1101C/S				
	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT		
Gain Error	$G = 100$, $V_O = 0.1V$ to 3.5V, $R_L = 50k$ $G = 10$, $V_{CM} = 0.15V$, $R_L = 50k$		0.017 0.010	0.065 0.060		0.018 0.012	0.095 0.080	%		
Gain Error Drift	R _L = 50k (Note 1)		1	4		1	5	ppm/°C		
Gain Non-Linearity	G = 100, R _L = 50k G = 10, R _L = 50k (Note 1)	21-1	25 4	80 10	P5 (2)	25 4	100 11	ppn		
Input Offset Voltage	LT1101S	S become	70	250		85 300	350 800	μ\ μ\		
Input Offset Voltage Drift	(Note 1)	egnial	0.4	2.0	nutured	0.5	2.8	μV/°(
	LI1101S	-	WILE.		P. ST.	1.2	7.10	μV/°C		
Input Offset Current		1	0.14	0.70		0.17	1.10	n/		
Input Offset Current Drift	(Note 1)		0.5	4.0		0.8	7.0	pA/°C		
Input Bias Current			6	9		6	11	n/		
Input Bias Current Drift	(Note 1)		10	25		10	30	pA/°C		
Common-Mode Rejection Ratio	$G = 100$, $V_{CM} = 0.07V$ to 3.3V $G = 10$, $V_{CM} = 0.07V$ to 3.0V, $V_{REF} = 0.15V$	93 82	105 99		90 80	104 98	N	dE dE		
Supply Current			80	120		85	145	μA		
Maximum Output Voltage Swing	Output High, 50k to GND Output High, 2k to GND Output Low, V _{REF} = 0, No Load Output Low, V _{REF} = 0, 2k to GND	4.0 3.3	4.2 3.8 4 0.6	7	4.0 3.3	4.2 3.8 4 0.6	7 1.2	m\ m\ m\		
	Gain Error Drift Gain Non-Linearity Input Offset Voltage Input Offset Voltage Drift Input Offset Current Input Offset Current Input Offset Current Drift Input Bias Current Drift Common-Mode Rejection Ratio Supply Current Maximum Output	$G = 10, V_{CM} = 0.15V, R_L = 50k$ $Gain Error Drift $	G = 10, V _{CM} = 0.15V, R _L = 50k	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						




































Single Supply: Minimum Output



APPLICATIONS INFORMATION

Single Supply Applications

The LT1101 is the first instrumentation amplifier which is fully specified for single supply operation, i.e. when the negative supply is 0V. Both the input common-mode range and the output swing are within a few millivolts of ground.

Probably the most common application for instrumentation amplifiers is amplifying a differential signal from a transducer or sensor resistance bridge. All competitive instrumentation amplifiers have a minimum required common-mode voltage which is 3V to 5V above the negative supply. This means that the voltage across the bridge has to be 6V to 10V or dual supplies have to be used, i.e. micropower, single battery usage is not attainable on competitive devices.

The minimum output voltage obtainable on the LT1101 is a function of the input common-mode voltage. When the common-mode voltage is high and the output is low, current will flow from the output of amplifier A into the output of amplifier B. See the Minimum Output Voltage vs Common-Mode Voltage plot.

Similarly, the Minimum Common-Mode Voltage vs Output Voltage plot specifies the expected common-mode range.

When the output is high and input common-mode is low, the output of amplifier A has to sink current coming from the output of amplifier B. Since amplifier A is effectively in unity gain, its input is limited by its output.


Common-Mode Rejection vs Frequency

The common-mode rejection ratio (CMRR) of the LT1101 starts to roll off at a relatively low frequency. However, as shown on the CMRR vs Frequency plot, CMRR can be enhanced significantly by connecting an 82pF capacitor between pins 1 and 2. This improvement is only available in the gain 100 configuration, and it is in excess of 30dB at 60Hz.


Offset Nulling

The LT1101 is not equipped with dedicated offset null terminals. In many bridge transducer or sensor applications, calibrating the bridge simultaneously eliminates the instrumentation amplifier's offset as a source of error. For example, in the Micropower Remote Temperature Sensor Application shown, one adjustment removes the offset errors due to the temperature sensor, voltage reference and the LT1101.

A simple resistive offset adjust procedure is shown below. If $R=5\Omega$ for G=10, and $R=50\Omega$ for G=100 then the effect of R on gain error is approximately 0.006%. Unfortunately, about $450\mu A$ has to flow through R to bias the reference terminal (pin 1) and to null out the worst-case offset voltage. The total current through the resistor network can exceed 1mA, and the micropower advantage of the LT1101 is lost.



Another offset adjust scheme uses the LT1077 micropower op amp to drive the reference pin 1. Gain error and common-mode rejection are unaffected, the total current increase is 45μ A. The offset of the LT1077 is trimmed and amplified to match and cancel the offset voltage of the LT1101. Output offset null range is \pm 25mV.



Gains Between 10 and 100

Gains between 10 and 100 can be achieved by connecting two equal resistors (= R_X) between pins 1 and 2 and pins 7 and 8.

Gain =
$$10 + \frac{R_x}{R + R_x/90}$$

The nominal value of R is $9.2k\Omega$. The usefulness of this method is limited by the fact that R is not controlled to better than $\pm 10\%$ absolute accuracy in production. However, on any specific unit 90R can be measured between pins 1 and 2.


Input Protection

Instrumentation amplifiers are often used in harsh environments where overload conditions can occur. The LT1101 employs PNP input transistors, consequently the differential input voltage can be $\pm 30 \text{V}$ (with $\pm 15 \text{V}$ supplies, $\pm 36 \text{V}$ with $\pm 18 \text{V}$ supplies) without an increase in input bias current. Competitive instrumentation amplifiers have NPN inputs which are protected by back to back diodes. When the differential input voltage exceeds $\pm 1.3 \text{V}$ on these competitive devices, input current increases to the milliampere level; more than $\pm 10 \text{V}$ differential voltage can cause permanent damage.


When the LT1101's inputs are pulled above the positive supply, the inputs will clamp a diode voltage above the positive supply. No damage will occur if the input current is limited to 20mA.

 500Ω resistors in series with the inputs protect the LT1101 when the inputs are pulled as much as 10V below the negative supply.

Micropower, Battery Operated, Remote Temperature Sensor




4mA to 20mA Loop Receiver




TRIM OUTPUT TO 250mV AT 25°C TEMPERATURE RANGE = 2.5°C TO 150°C ACCURACY = ± 0.5 °C

Instrumentation Amplifier with ± 150mA Output Current




GAIN = 10, DEGRADED BY 0.01% DUE TO LT1010 OUTPUT = \pm 10V INTO 75 Ω (T0 1.5kHz) DRIVES ANY CAPACITIVE LOAD SINGLE SUPPLY APPLICATION (V + =5V, V - =0V): V_OUT MIN = 120mV, V_OUT MIN = 3.4V

Voltage Controlled Current Source





Differential Voltage Amplification from a Resistance Bridge






nevisces good Amiss of Am Gain = 20, 110 or 200 Instrumentation Amplifiers glome 9, balane go vierted a wagenal M









High Speed, Precision, JFET Input Instrumentation Amplifier (Fixed Gain = 10 or 100)

FEATURES

■ Slew Rate	30V/μs
■ Gain-Bandwidth Product	35MHz
■ Settling Time (0.01%)	3μs
Overdrive Recovery	0.4μs
■ Gain Error	0.05% Max
■ Gain Drift	5ppm/°C
 Gain Non-Linearity 	16ppm Max
 Offset Voltage (Input + Output) 	600 _μ V Max
- Drift with Temperature	2.5μV/°C
■ Input Bias Current	40pA Max
■ Input Offset Current	40pA Max
Drift with Temperature (to 70°C)	0.5pA/°C

APPLICATIONS

- Fast Settling Analog Signal Processing
- Multiplexed Input Data Acquisition Systems
- High Source Impedance Signal Amplification from High Resistance Bridges, Capacitance Sensors, Photodetector Sensors
- Bridge Amplifier with <1Hz Lowpass Filtering


DESCRIPTION

The LT1102 is the first fast FET input instrumentation amplifier offered in the low cost, space saving 8-pin packages. Fixed gains of 10 and 100 are provided with excellent gain accuracy (0.01%) and non-linearity (3ppm). No external gain setting resistor is required.


Slew rate, settling time, gain-bandwidth product, overdrive recovery time are all improved compared to competitive high speed instrumentation amplifiers.

Industry best speed performance is combined with impressive precision specifications: less than 10pA input bias and offset currents, $200_{\mu}V$ offset voltage. Unlike other FET input instrumentation amplifiers, on the LT1102 there is no output offset voltage contribution to total error, and input bias currents do not double with every 10°C rise in temperature. Indeed, at 70°C ambient temperature the input bias current is only 50pA.

Wideband Instrumentation Amplifier with ±150mA Output Current




Slew Rate




ABSOLUTE MAXIMUM RATINGS


Supply Voltage
Input Voltage ± 20V
Output Short Circuit Duration Indefinite
Operating Temperature Range
LT1102AM/LT1102M
LT1102I – 40°C to 85°C
LT1102AC/LT1102C0°C to 70°C
Storage Temperature Range
All Grades – 65°C to 150°C
Lead Temperature (Soldering, 10 sec.)300°C

PACKAGE/ORDER INFORMATION



Basic Connections Settling Time Test Circuit Offset Nulling Difference of the partial assigned SH > difference of the parti





ELECTRICAL CHARACTERISTICS

 $V_S = \pm 15$ V, $V_{CM} = 0$ V, $T_A = 25$ °C, Gain = 10 or 100, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	L1 MIN	T1102AM// TYP	AC MAX	MIN	LT1102M TYP	/I/C MAX	UNITS
GE	Gain Error	$V_0 = \pm 10V, R_L = 50k \text{ or } 2k$	R, = 50k o	0.010	0.050	MET THE	0.012	0.070	%
G _{NL}	Gain Non-Linearity	G = 100, R _L = 50k G = 100, R _L = 2k G = 10, R _L = 50k or 2k	Ry ≥ BOX or 2k K	3 8 7	14 20 16		4 8 7	18 25 30	ppm ppm ppm
Vos	Input Offset Voltage	20 70		180	600		200	900	μV
los	Input Offset Current	20 85		3	40		4	60	pA
IB	Input Bias Current	US V		±3	± 40		±4	±60	pA
VR O™V4 An	Input Resistance Common-Mode Differential Mode	V _{CM} = -11V to 8V V _{CM} = 8V to 11V		10 ¹² 10 ¹¹ 10 ¹²	(BataM)	e Drift fr	10 ¹² 10 ¹¹ 10 ¹²	and Argur allO tugnt and Dignt	Ω
en	Input Noise Voltage	0.1Hz to 10Hz		2.8	W W		2.8	Locamo	μVp-p
	Input Noise Voltage Density	f _o = 10Hz f _o = 1000Hz (Note 1)		37 19	30		37 20	Rejection	nV/√Hz nV/√Hz
Am	Input Noise Current Density	f _o = 1000Hz, 10Hz (Note 2)		1.5	4		2	5	fA/√Hz
7	Input Voltage Range	202 2024	± 10.5	±11.5	VIII - 0	± 10.5	± 11.5	momoral/	V
CMRR	Common-Mode Rejection Ratio	1k Source Imbalance, V _{CM} = ± 10.5V	84	98	35 = JR	82	97	Voltage St	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 9V \text{ to } \pm 18V$	88	102		86	101		dB
Is	Supply Current		231	3.3	5.0		3.4	5.6	mA
V ₀	Maximum Output Voltage Swing	R _L = 50k R _L = 2k	± 13.0 ± 12.0	± 13.5 ± 13.0	AT≥0°0.4	± 13.0 ± 12.0	± 13.5 ± 13.0	$I, V_{CM} = 0V$	V V
BW	Bandwidth	G = 100 (Note 3) G = 10 (Note 3)	120 2.0	220 3.5	CONDITIO	100 1.7	220 3.5	PARAMET	kHz MHz
SR	Slew Rate	$G = 100, V_{IN} = \pm 0.13V, V_{O} = \pm 5V$ $G = 10, V_{IN} = \pm 1V, V_{O} = \pm 5V$	12 21	17 30	G = 100, V G = 10, Va	10 18	17 30	Gain Enor	VIμs VIμs
O°lmea	Overdrive Recovery	50% Overdrive (Note 4)	38	400	G=100, R		400	Gain Error	ns
Delmqq mqq mqq mqq	Settling Time	V _O = 20V Step (Note 3) G = 10 to 0.05% G = 10 to 0.01% G = 100 to 0.05% G = 100 to 0.01%	, A	1.8 3.0 7 9	4.0 6.5 13 18		1.8 3.0 7 9	4.0 6.5 13 18	μS μS μS

Note 1: This parameter is tested on a sample basis only.

Note 2: Current noise is calculated from the formula: $i_n = (2ql_b)^{1/2}$

where q = 1.6 \times 10 $^{-19}$ coulomb. The noise of source resistors up to 1G 0 swamps the contribution of current noise.

Note 3: This parameter is not tested. It is guaranteed by design and by inference from the slew rate measurement.

Note 4: Overdrive recovery is defined as the time delay from the removal of an input overdrive to the output's return from saturation to linear operation. 50% overdrive equals $V_{IN} = \pm 2V$ (G = 10) or $V_{IN} = \pm 200$ mV (G = 100).

Note 5: This parameter is not tested. It is guaranteed by design and by inference from other tests.



ELECTRICAL CHARACTERISTICS

 $V_S = \pm 15V$, $V_{CM} = 0V$, Gain = 10 or 100, $-55^{\circ}C \le T_A \le 125^{\circ}C$ for AM/M grades, $-40^{\circ}C \le T_A \le 85^{\circ}C$ for I grades, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	LT1102A TYP	M	MIN	LT1102M TYP	/I MAX	UNITS
G _E	Gain Error	$G = 100, V_0 = \pm 10V, R_L = 50k \text{ or } 200$ $G = 10, V_0 = \pm 10V, R_L = 50k \text{ or } 200$		地名和	0.10 0.05	0.25 0.12	yti	0.10 0.06	0.30 0.15	% %
TCGE	Gain Error Drift (Note 5)	G = 100, R _L = 50k or 2k G = 10, R _L = 50k or 2k		JE 10	9 5	20 10		10 6	25 14	ppm/°C ppm/°C
G _{NL}	Gain Non-Linearity	G = 100, R _L = 50k G = 100, R _L = 2k G = 10, R _L = 50k or 2k			20 28 9	70 85 20	age ent	24 32 9	90 110 24	ppm ppm ppm
Vos	Input Offset Voltage				300	1400		400	2000	μV
ΔV _{OS} /ΔT	Input Offset Voltage Drift	(Note 5)		V	2	- 8	9	3	12	μV/°C
Ios	Input Offset Current	101			0.3	4		0.4	6	nA
IB	Input Bias Current	10 10 10			±2	±10	50.14	± 2.5	± 15	nA
CMRR	Common-Mode Rejection Ratio	V _{CM} = ± 10.3V		82	97	6,17€ 08 fg = 10Hs	80	96	Wi lour I	dB
PSRR	Power Supply Rejection Ratio	V _S = ± 10V to ± 17V		86	100	1 ₀ = 1000	84	99	Manou Manual	dB
Is	Supply Current	T _A = 125°C			2.5			2.5	Autor	mA
Vo	Maximum Output Voltage Swing	R _L = 50k R _L = 2k	Ve.01 ± =	± 12.5 ± 12.0	± 13.2 ± 12.6	1k Sourc	± 12.5 ± 12.0	± 13.2 ± 12.6	omens)	BRMV


ELECTRICAL CHARACTERISTICS

 $V_S = \pm 15V$, $V_{CM} = 0V$, Gain = 10 or 100, $0^{\circ}C \le T_A \le 70^{\circ}C$, unless otherwise noted.


SYMBOL	PARAMETER	CONDITIONS	MIN	LT1102A	C MAX	MIN	LT11020 TYP	MAX	UNITS
G _E	Gain Error	$G = 100, V_0 = \pm 10V, R_L = 50k \text{ or } 2k$ $G = 10, V_0 = \pm 10V, R_L = 50k \text{ or } 2k$	V2 = 0V,V0	0.04 0.03	0.11 0.09		0.05	0.14 0.12	%
TCGE	Gain Error Drift (Note 5)	G = 100, R _L = 50k or 2k G = 10, R _L = 50k or 2k	(A c	8 5	18 10		9	22 14	ppm/°C
G _{NL}	Gain Non-Linearity	G = 100, R _L = 50k G = 100, R _L = 2k G = 10, R _L = 50k or 2k		8 11 8	30 36 18		9 12 8	40 48 22	ppm ppm ppm
Vos	Input Offset Voltage	1 01 0		230	1000		280	1400	μV
$\Delta V_{OS}/\Delta T$	Input Offset Voltage Drift	(Note 5)		2	8	umes a an	3	12	μV/°C
Ios	Input Offset Current	an input evendrive to fire output to		10	150	6 most be	15	220	pA
ΔI _{OS} /ΔT	Input Offset Current Drift	(Note 5)		0.5	3		0.5	4	pA/°C
I _B	Input Bias Current	Note 5: This parameter lands took	10 102	± 40	± 300	o eaton en	±50	± 400	pA
$\Delta I_B/\Delta T$	Input Bias Current Drift	(Note 5) 15 15 15 10 mon sone tellal		1	4	nt noise.	mus lo m	6	pA/°C
CMRR	Common-Mode Rejection Ratio	$V_{CM} = \pm 10.3V$	83	98	d beenfeld b	81	97	ratematos t wate od nuc	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 10V \text{ to } \pm 17V$	87	101		85	100		dB
Is	Supply Current	T _A = 70°C		2.8			2.9		mA
Vo	Maximum Output Voltage Swing	R _L = 50k R _L = 2k	± 12.8 ± 12.0	± 13.4 ± 12.8		± 12.8 ± 12.0	± 13.4 ± 12.8		V

TYPICAL PERFORMANCE CHARACTERISTICS AND BORROWS


Small Signal Response, G = 10 (Input = 50mV Pulse)




Small Signal Response, G = 100 (Input = 5mV Pulse)




Slew Rate, G = 100 (Input = ±130mV Pulse)




Settling Time, G = 10 (Input From -10V to +10V)




Settling Time, G = 10 (Input From +10V to -10V)




Settling Time, G = 100 (Input From -10V to +10V)




Settling Time, G = 100 (Input From +10V to -10V)








Output Impedance vs Frequency





TYPICAL PERFORMANCE CHARACTERISTICS TO SOME TRANSPORTED TO THE PERFORMANCE CHARACTERISTICS TO THE PERFORMANCE C

























3

TYPICAL PERFORMANCE CHARACTERISTICS





APPLICATIONS INFORMATION


In the two op amp instrumentation amplifier configuration, the first amplifier is basically in unity gain, and the second amplifier provides all the voltage gain. In the LT1102 the second amplifier is decompensated for gain of 10 stability, therefore high slew rate and bandwidth are achieved. Common mode rejection versus frequency is also optimized in the G=10 mode, because the bandwidths of the two op amps are similar. When G=100 this statement is no longer true. However, by connecting an 18pF capacitor between pins 1 and 2, a common mode AC gain is created to cancel the inherent roll-off. From 200Hz to 30kHz CMRR versus frequency is improved by an order of magnitude.

Input Protection

Instrumentation amplifiers are often used in harsh environments where overload conditions can occur. The LT1102 employs FET input transistors, consequently the differential input voltage can be ± 30 V (with ± 15 V supplies, ± 36 V with ± 18 V supplies) Some competitive instrumentation amplifiers have NPN inputs which are protected by back to back diodes. When the differential input voltage exceeds ± 1.3 V on these competitive devices, input current increases to milliampere level; more than ± 10 V differential voltage can cause permanent damage.

When the LT1102 inputs are pulled below the negative supply or above the positive supply, the inputs will clamp a diode voltage below or above the supplies. No damage will occur if the input current is limited to 20mA.

Common Mode Rejection Ratio vs Frequency




Gains Between 10 and 100

Gains between 10 and 100 can be achieved by connecting two equal resistors (= R_{χ}) between pins 1 and 2 and pins 7 and 8.

Gain = 10 +
$$\frac{R_x}{R + R_x/90}$$


The nominal value of R is 1.84k Ω . The usefulness of this method is limited by the fact that R is not controlled to better than $\pm 10\%$ absolute accuracy is production. However, on any specific unit 90R can be measured between pins 1 and 2.

Gain = 20, 110, or 200 Instrumentation Amplifiers




GAIN = 200, AS SHOWN GAIN = 20, SHORT PIN 1 TO PIN 2, PIN 7 TO PIN 8 ON BOTH DEVICES GAIN = 110, SHORT PIN 1 TO PIN 2, PIN 7 TO PIN 8 ON ONE DEVICE, NOT ON THE OTHER INPUT REFERRED NOISE IS REDUCED BY $\sqrt{2} \ (G=200\ OR\ 20)$


Multiplexed Input Data Acquisition



800kHz SIGNALS CAN BE MULTIPLEXED WITH LT1102 IN G = 10

Dynamic Response of the Current Source [2019] (month






74

SECTION	4—POWER PRODUCTS
	171271 KA Filiph Elificianth Switching Regulator



SECTION 4—POWER PRODUCTS	
INDEX	4-2
SELECTION GUIDES	4-3
PROPRIETARY PRODUCTS	
INDUCTORLESS DC TO DC CONVERTERS	4-15
LTC1046, 50mA Switched Capacitor Voltage Converter	4-16
HIGH SIDE SWITCHES	
LTC1155, Dual High Side Micropower N-Channel MOSFET Driver with Internal Charge Pump	
LTC1156, Quad High Side Micropower N-Channel MOSFET Driver with Internal Charge Pump	4-41
LT1188, 1.5A High Side Switch	
LINEAR REGULATORS	4-55
LT1087, Adjustable Low Dropout Regulator with Kelvin-Sense Inputs	4-56
LT1117, 800mA Low Dropout Positive Regulators; Adjustable and Fixed 2.85V, 5V	4-63
LT1121-5, Micropower Low Dropout Regulator	13-46
LT1123, 5V Low Dropout Regulator Driver	4-75
LT1123-2.85, Low Dropout Regulator Driver for SCSI-2 Active Termination	13-48
LT1185, Low Dropout Regulator with Adjustable Current Limit	4-86
POWER AND MOTOR CONTROL	4-101
LT1158, Half Bridge N-Channel Power MOSFET Driver	4-102
LT1241–45, High Speed Current Mode Pulse Width Modulators	4-122
LT1246, 1MHz Off-Line Current Mode PWM	
LT1432, 5V High Efficiency Step-Down Switching Regulator Controller	4-145
SWITCHING REGULATORS	
LT1073, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V	4-174
LT1074/LT1076, Step-Down Switching Regulator	4-193
LT1076-5, 5V Step-Down Switching Regulator	4-208
LT1082, 1A High Voltage High Efficiency Switching Regulator	13-29
LT1103/LT1105, Off-Line Switching Regulator	
LT1108, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V	13-37
LT1109, Flash Memory Vpp Generator/Low Cost DC-to-DC Converter	
LT1109A, Micropower Low Cost DC-to-DC Converter Adjustable and Fixed 5V, 12V	
LT1110, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V, High Frequency	
LT1111, Micropower DC-to-DC Converter Adjustable and Fixed 5V, 12V, High Frequency	
LT1129-2.85, LT1129-3.3, LT1129-5, 500mA Low Iq Low Dropout Regulator	13-51
LT1173, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V	
LT1270/LT1270A, 8A and 10A High Efficiency Switching Regulators	
LT1271, 4A High Efficiency Switching Regulator	13-88





SWITCHING REGULATOR SELECTION GUIDE

		OPTIMIZED FOR ST OR FLYBACK CONFIGU				гн	OPTIMIZED FOR STEP-DOWN OR INVERTING APPLICATIONS	OFFLINE AND/OR PWM CONTROLLERS		
EQUE		40kHz	60kHz	100kHz	20kHz	60kHz	100kHz	200kHz	500kHz	1MHz
	10A		LT1270A						-	7
EN	8A	- VS	LT1270		/3+ bei	BT.	aldotaulbA			
CURRENT	5A	LT1070	151-68017	LT1170	33-5 (7.8A	orti	LT1074			
	2.5A	LT1071	1 51-68011 1 51-68011	LT1171	(Ac) 6-46 (AE) 6-36	8113	(AS) 48071.1 (AS) 68071.1			
SWITCH	2A	(AG)	51-65011		AC (1) 6-00 AC (1) 6-00	111	LT1076**	LT1103		
S	1.25A	LT1072		LT1172	(ACTAB) 15		E11120 (0.125A)			
	1A		LT1082			LT1110* LT1111* (MICROPOWER)	La America	3.76		
	0.5A			LT1109 (MICROPOWER)						
	EXTERNAL		V84			l Sec	ofsulbA	LT1105	LT124x	LT1246

	INPUT V MIN	OLTAGE (V) MAX	MAXIMUM SWITCH VOLTAGE (V)	MAX RATED SWITCH CURRENT (A)	PACKAGES AVAILABLE
LT1070	3	40	65	(AA) A89 (5)	K, T
LT1070HV	3	60	75	(AE) A088 508/TJ	K, T
LT1071	3	40	65	2.5	K, T
LT1071HV	3	60	75	2.5	K, T
LT1072	3	40	65	1.25	K, T, N8, S8, S16
LT1072HV	3	60	75	1.25	K, T
LT1073*	1	36	50	w/ Remyste Sense	N8, S8
LT1074	3	40	65	5	K, Q,T, V
LT1074HV	3	60	75	(AE) 15011.	K, T, V
LT1076**	3	40	65	2	K, R, T, V, Y
LT1076HV	3	60	75	2	K, R, T, V, Y
LT1082	3	75	100	1	J8, N8, S, T
LT1109*	2	36	50	0.5	N8, S8, Z
LT1110*	1	15	40	TUOQQIU WOU	N8, S8
LT1111*	2	36	50	1	N8, S8
LT1170	3	40	65	5	K, T
LT1170HV	3	60	75	5	K, T
LT1171	3	40	65	2.5	K, Q, T
LT1171HV	3	60	75	2.5	K, T
LT1172	3	40	65	1.25	K, T, N8, S8, S16
LT1172HV	3	60	75 Glaba	1.25	K, T
LT1173*	2	36	30	1	N8, S8
LT1270A	3	30	60	10	T
LT1270	3	30	60	8	T
LT1271	3	30	60	4	T, Q

^{*} Fixed +5V and +12V output versions available
** Fixed +5V version available



MILITARY

I _O Output Current (AMPS)*	POSITIVE OR NEGATIVE OUTPUT*	PART NUMBER	PACKAGE TYPE	V _{IN} / V _{DIFF} MAX (V)	V _O NOMINAL REGULATED OUTPUT VOLTAGE (V)	FEATURE/COMMENTS
10.0	Pos Adj	LT1038MK	Steel TO-3	35	1.2 to 33	0.8% V _{OUT} Tol, Plug in Compatible with 117, 150, 138 Types
7.5	Pos Fixed	LT1083MK-5 LT1083MK-12	Steel TO-3 Steel TO-3	30 30	5 12	Low Dropout (1.2V), 1% V _{OUT} Tol Low Dropout (1.2V), 1% V _{OUT} Tol
	Pos Adj	LT1083MK	Steel TO-3	35	1.2 to 34	Low Dropout (1.2V), 1% V _{REF} Tol, Pin Compatible with 117, 150, 138 Types
5.0	Pos Fixed	LT1084MK-5 LT1084MK-12 LT1003MK	Steel TO-3 Steel TO-3 Steel TO-3	30 30 20	5 12 5	Low Dropout (1.2V), 1%V _{OUT} Tol Low Dropout (1.2V), 1%V _{OUT} Tol 2% V _{OUT} Tol
	Pos Adj	LT 138AK LM138K LT1084MK	Steel TO-3 Steel TO-3	35 35	1.2 to 32 1.2 to 34	LT138A Has 1% V_{REF} Tol Low Dropout (1.2V), 1% V_{REF} Tol, Pin Compatible with 117, 150, 138 Types
	Switching	LT1070MK LT1070HVMK LT1074MK LT1074HVMK LT1170MK	Steel TO-3 Steel TO-3 Steel TO-3 Steel TO-3 Steel TO-3	40 60 45 64 40	8	Self Contained 40kHz PWM and 5 Amp Switch in a 5-Pin Package Self Contained 40kHz PWM and 5 Amp Switch in a 5-Pin Package Self-Contained 100kHz PWM and 5 Amp Switch in a 5-Pin Package Self-Contained 100kHz PWM and 5 Amp Switch in a 5-Pin Package Self Contained 100kHz PWM and 5 Amp Switch in a 5-Pin package
3.0	Pos Fixed	LT1085MK-5 LT1085MK-12 LT123AK LM123K	Steel TO-3 Steel TO-3 Steel TO-3	30 30 20	5 12 5	Low Dropout (1.2V), 1% V_{OUT} Tol Low Dropout (1.2V), 1% V_{OUT} Tol LT123A Has 1% V_{OUT} Tol
	Pos Adj	LT150AK LM150K LT1085MK	Steel TO-3 Steel TO-3	35 35	1.2 to 33 1.2 to 34	LT150A Has 1% V _{REF} Tol Low Dropout (1.2V), 1% V _{REF} Tol, Pin Compatible with 117, 150 Types
	Neg Adj	LT1033MK	Steel TO-3	35	-1.2 to -32	2% V _{REF} Tol
	Dual Pos Fixed	LT1035MK	Steel TO-3	20	Two 5V Outputs	Logic Controlled Main Output Voltage, 75mA
	Positive	LT1036MK	Steel TO-3	30	12, 5	Logic Controlled 12V, 3A Output, 5V, 75mA Auxiliary Output
2.5	Switiching	LT1071MK LT1071HVMK LT1171MK	Steel TO-3 Steel TO-3 Steel TO-3	40 60 40	*	Self Contained 40kHz PWM and 2.5 Amp Switch in a 5-Pin Package Self Contained 40kHz PWM and 2.5 Amp Switch in a 5-Pin Package Self Contained 100kHz PWM and 2.5 Amp Switch in a 5-Pin Package
2.0	Switiching	LT1076MK LT1076HVMK	Steel TO-3 Steel TO-3	45 64		Self Contained 100kHz PWM and 2.0 Amp Switch in a 5-Pin Package Self Contained 100kHz PWM and 2.0 Amp Switch in a 5-Pin Package
1.5	Pos Fixed	LM1086MK-5 LT1086MK-12	Steel TO-3 Steel TO-3	30 30	5 12	Low Dropout (1.2V), 1% V _{OUT} Tol Low Dropout (1.2V), 1% V _{OUT} Tol
	Pos Adj	LT1086MK	Steel TO-3	30	1.2 to 29	Low Dropout (1.2V), 1% V _{REF} Tol, Pin Compatible with 117 Types
0.5 to 1.5	Pos Adj	LT117AK LM117K LT117AH LM117H LT1086MH	Steel TO-3 TO-39 TO-39	40 40 30	1.2 to 37 1.2 to 29	LT117A Has 1% V _{REF} Tol Low Dropout (1.2V), 1% V _{REF} Tol, Pin Compatible with 117 Types
	Neg Adj	LT137AK LM137K LT137AH LM137H	Steel TO-3 TO-39	40 40	-1.2 to -37	LT137A Has 1% V _{REF} Tol
	Pos Adj High Voltage	LT117AHVK LM117HVK LT117AHVH LM117HVH	Steel TO-3 TO-39	60 60	1.2 to 57	LT117AHV Has 1% V _{REF} Tol
	Neg Adj High Voltage	LT137AHVK LM137HVK LT137AHVH LM137HVH	Steel TO-3 TO-39	50 50	-1.2 to -47	LT137AHV Has 1% V _{REF} Tol
1.25	Switching	LT1072MJ8 LT1072MK LT1072HVMK LT1172MJ8 LT1172MK	CERDIP Steel TO-3 Steel TO-3 CERDIP Steel TO-3	40 40 60 40 40	\$1 \$1 \$1 \$2 at \$1 \$2 at \$2	Self Contained 40kHz PWM and 1.25 Amp Switch Self Contained 40kHz PWM and 1.25 Amp Switch Self Contained 40kHz PWM and 1.25 Amp Switch Self Contained 100kHz PWM and 1.25 Amp Switch Self Contained 100kHz PWM and 1.25 Amp Switch
1.0	Dual Pos Fixed	LT1005MK	Steel TO-3	20	Two 5V Outputs	Logic Controlled 1 Amp Main Output Voltage, 35mA Auxiliary Output
125mA	Positive	LT1020MJ LT1120MJ8	14-Pin CERDIP 8-Pin CERDIP	36 36	4 to 30 4 to 30	Dropout Voltage = 0.5V, 40µAl ₀ , Reference and Comparator Dropout Voltage = 0.5V, 40µAl ₀ , Reference and Comparator
40mA to 100mA	Switched Capacitor	LT1026MJ8 LT1026MH LTC1044MJ8 LTC1044MH LT1054MJ8	CERDIP TO-5 Can CERDIP TO-5 Can CERDIP	10 10 9.5 9.5 16	***	Voltage Converter, 10mA Output Voltage Converter, 40mA Output Voltage Converter, 40mA Output, 5kHz Switching Rate Voltage Converter, 40mA Output, 5kHz Switching Rate Voltage Converter, 40mA Output, 5kHz Switching Rate Voltage Converter and Regulator, 100mA Output, 25kHz Switching Rate
	Aprillari Outp	mat va autuo as vo	10-5 Gall	10	12.5	Voltage Converter and Regulator, 100mA Output, 25kHz Switching Rate

^{*} The I₀ values for the LT1070, LT1071, LT1072, LT1073, LT1074, LT1170, LT1171, and LT1172, are switch current values. Actual output current, voltage and polarity depends on the type of switching regulator employed.



^{**} These devices are non-regulating converters.

†† The available output voltage range is dependent upon the mode.

NOTE: See page 4-3 for DESC cross reference numbers.

COMMERCIAL

I ₀ Output Current (AMPS)*	POSITIVE OR NEGATIVE OUTPUT*	PART NUMBER	PACKAGE TYPE	V _{IN} / V _{DIFF} MAX (V)	V _O NOMINAL REGULATED OUTPUT VOLTAGE (V)	FEATURE/COMMENTS
10.0	Pos Adj	LT1038CK	Steel TO-3	35	1.2 to 33	2% V _{OUT} Tol, Plug In Compatible with 317, 350, 338 Types
	Switching	LT1270ACT	T0-220	30	9*	Self Contained 60kHz PWM and 10 Amp Switch in a 5-Pin Package
8.0	Switching	LT1270CT	T0-220	30	Balt 1	Self Contained 60kHz PWM and 8 Amp Switch in a 5-Pin Package
7.5	Pos Fixed	LT1083CK-5	Steel TO-3	30	5	Low Dropout (1.2V), 1% V _{OLIT} Tol
	1 00 1 1/100	LT1083CP-5	Plastic TO-3P	30	5	Low Dropout (1.2V), 1% V _{OUT} Tol
		LT1083CK-12	Steel TO-3	30	12	Low Dropout (1.2V), 1% V _{OUT} Tol
		LT1083CP-12	Plastic TO-3P	30	12	Low Dropout (1.2V), 1% V _{OUT} Tol
	Pos Adj	LT1083CK LT 1083CP	Steel TO-3 Plastic TO-3P	30	1.2 to 29 1.2 to 29	Low Dropout (1.2V), Pin Compatible with 317, 350, 338 Types Low Dropout (1.2V), Pin Compatible with 317, 350, 338 Types
5.0	Pos Fixed	LT1003CK	Steel TO-3	20	5	2% V _{OUT} Tol
	macra n	LT1003CP	Plastic TO-3P	20	5	2% V _{OUT} Tol
	Pin Pasisago	LT1084CK-5	Steel TO-3	30	5	Low Dropout (1.2V), 1% V _{OUT} Tol
	30000000000	LT1084CP-5	Plastic TO-3P Steel TO-3	30	5 12	Low Dropout (1.2V), 1% V _{OUT} Tol
	1000000	LT1084CK-12 LT1084CP-12	Plastic TO-3P	30	12	Low Dropout (1.2V), 1% V _{OUT} Tol Low Dropout (1.2V), 1% V _{OUT} Tol
	Dec Adi	LT338AK LM338K	Steel TO-3	35	1.2 to 32	LT338A Has 1% V _{RFF} Tol
	Pos Adj	LT338AP LM338P	Plastic TO-3P	35	1.2 to 32	LT338A Has 1% V _{REF} Tol
		LT1084CK	Steel TO-3	30	1.2 to 29	Low Dropout (1.2V), Pin Compatible with 317, 350, 338 Types
	and par gran	LT1084CP	Plastic TO-3P	30	1.2 to 29	Low Dropout (1.2V), Pin Compatible with 317, 350, 338 Types
		LT1087CT	T0-220	30	1.2 to 29	Low Dropout (1.2V) with Kelvin Sense
	Switching	LT1070CK	Steel TO-3	40	studies A part	Self Contained 40kHz PWM and 5 Amp Switch in a 5-Pin Package
	indin	LT1070CT	T0-220	40	0.24	Self Contained 40kHz PWM and 5 Amp Switch in a 5-Pin Package
	Spraner ner	LT1070HVCK	Steel TO-3	60		Self Contained 40kHz PWM and 5 Amp Switch in a 5-Pin Package
	dusalse Professor	LT1070HVCT	T0-220 Steel T0-3	60		Self Contained 40kHz PWM and 5 Amp Switch in a 5-Pin Package Self Contained 100kHz PWM and 5 Amp Switch in a 5-Pin Package
	combat/valled	LT1074CK LT1074CT	T0-220	45		Self Contained 100kHz PWM and 5 Amp Switch in a 5-Pin Package
	E-Plo Patricio	LT1074CV	11 Lead SIP	45		Self Contained 100kHz PWM and 5A Switch in a 11-Pin Power SIP Pk
		LT1074HVCK	Steel TO-3	64	* 5	Self Contained 100kHz PWM and 5 Amp Switch in a 5-Pin Package
		LT1074HVCT	T0-220	64	2/*	Self Contained 100kHz PWM and 5 Amp Switch in a 5-Pin Package
	Par Types	LT1074HVCV	11 Lead SIP	64	25.01 *	Self Contained 100kHz PWM and 5A Switch in a 11-Pin Power SIP Pk
		LT1170CK LT1170CT	Steel TO-3 TO-220	40	The oracle	Self Contained 100kHz PWM and 5 Amp Switch in a 5-Pin Package Self Contained 100kHz PWM and 5 Amp Switch in a 5-Pin Package
	Transfer	LT1170CT	TO-220	60	ES AL . T	Self Contained 100kHz PWM and 5 Amp Switch in a 5-Pin Package
4.0	Switching	LT1271CQ	Plastic DD	30	W-8*1	Self Contained 60kHz PWM and 4 Amp Switch in 5-Pin Surface Mt Pk
	1-2-	LT1271CT	T0-220	30	*	Self Contained 60kHz PWM and 4 Amp Switch in 5-Pin Surface Mt Pk
3.0	Pos Fixed	LT323AK LM323K	Steel TO-3	20	5	LT323A Has 1% V _{OUT} Tol
		LT323AT	TO-220	20	5	LT323A Has 1% V _{OUT} Tol
		LT1085CK-5 LT1085CT-5	Steel TO-3 TO-220	30	5	Low Dropout (1.2V), 1% V _{OUT} Tol Low Dropout (1.2V), 1% V _{OUT} Tol
		LT1085CK-12	Steel TO-3	30	12	Low Dropout (1.2V), 1% V _{OUT} Tol
	12/4	LT1085CT-12	TO-220	30	12	Low Dropout (1.2V), 1% V _{OUT} Tol
	Pos Adj	LT350AK LM350K	Steel TO-3	35	1.2 to 33	LT350A Has 1% V _{RFF} Tol
		LT350AT LM350T	T0-220	35	1.2 to 33	LT350A Has 1% V _{REF} Tol
	pellany Output	LT350AP LM350P	Plastic TO-3P	35	1.2 to 33	LT350A Has 1% V _{REF} Tol
	10000	LT1085CK	Steel TO-3	30	1.2 to 29	Low Dropout (1.2V), Pin Compatible with 317, 350 Types
	1099	LT1085CT	T0-220	30	1.2 to 29	Low Dropout (1.2V), Pin Compatible with 317, 350 Types
	Neg Adj	LT1033CK LT1033CP	Steel TO-3 Plastic TO-3P	35 35	-1.2 to -32 -1.2 to -32	2% V _{REF} Tol
		LT1033CF	TO-220	35	-1.2 to -32	2% V _{REF} Tol
		LT1185CT	TO-220	35	-2.5 to -25	Low Dropout (0.75V) with Prog Current Limit and Shutdown
	Dual Pos Fixed	LT1035CK LT1035CT	Steel TO-3 TO-220	20 20	Two 5V Outputs Two 5V Outputs	Logic Controlled Main Output Voltage, 75mA Auxiliary Output Logic Controlled Main Output Voltage, 75mA Auxiliary Output
	Positive	LT1036CK	Steel TO-3	30	12, 5	Logic Controlled 12V, 3A Output, 5V, 75mA Auxiliary Output
	1 OSILIVE	LT1036CT	TO-220	30	12, 5	Logic Controlled 12V, 3A Output, 5V, 75mA Auxiliary Output Logic Controlled 12V, 3A Output, 5V, 75mA Auxiliary Output

^{*} The I_Q values for the LT1070, LT1071, LT1072, LT1073, LT1074, LT1082, LT1109, LT1110, LT1111, LT1170, LT1171, LT1172, and LT1173 are switch current values. Actual output current, voltage and polarity depends on the type of switching regulator employed.



COMMERCIAL

I _o Output Current (AMPS)*	POSITIVE OR NEGATIVE OUTPUT*	PART NUMBER	PACKAGE TYPE	V _{IN} / V _{DIFF} MAX (V)	V _O NOMINAL REGULATED OUTPUT VOLTAGE (V)	FEATURE/COMMENTS		
2.5	Switching	LT1071CK	Steel TO-3	40	= 210kt * (8/A	Self Contained 40kHz PWM and 2.5 Amp Switch in a 5-Pin Package		
		LT1071CT	TO-220	40	34 A618 * [354	Self Contained 40kHz PWM and 2.5 Amp Switch in a 5-Pin Packa		
		LT1071HVCK	Steel TO-3	60	*	Self Contained 40kHz PWM and 2.5 Amp Switch in a 5-Pin Package		
		LT1071HVCT	T0-220	60	*	Self Contained 40kHz PWM and 2.5 Amp Switch in a 5-Pin Package		
		LT1171CK	Steel TO-3	40	*	Self Contained 100kHz PWM and 2.5 Amp Switch in a 5-Pin Package		
		LT1171CT	T0-220	40	*	Self Contained 100kHz PWM and 2.5 Amp Switch in a 5-Pin Package		
		LT1171HVCT	T0-220	60		Self Contained 100kHz PWM and 2.5 Amp Switch in a 5-Pin Package		
	red for	LT1171CQ	Plastic DD	40		Self Contained 100kHz PWM and 2.5 Amp Switch in a 5-Pin Surface Mount Package		
2.0	Switching	LT1076CK	Steel TO-3	45		Self Contained 100kHz PWM and 2 Amp Switch in a 5-Pin Package		
	Site Amili	LT1076CT	T0-220	45	*	20 4 7 4 4 4 5 4 1 7 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4		
		LT1076HVCK	Steel TO-3	64	*	IF THE SHAPE OF EACH STATE OF THE STATE OF T		
		LT1076HVCT	TO-220	64	atalana ilia	A Proposition of the second of		
	neidlasi	LT1076CY-5	7-Lead TO-220	45	5	100kHz PWM and 2 Amp Switch in a 7-Pin Package with Shutdown		
		LT1076HVCY-5	7-Lead TO-220	64	5	and Fixed 5V Output		
		LT1076CR-5	Plastic DD	45	5	Self Contained 100kHz PWM and 2 Amp Switch in a 7-Pin Surface Mount Package		
		LT1076CV	11 Lead SIP	45	*	Self Contained 100kHz PWM and 2 Amp Switch in a 11-Pin Power		
		LT1076HVCV	11 Lead SIP	64	= sidsta*(hA = =)	SIP Package		
		LT1103CV	11 Lead SIP	30	allunity and a second	Designed for AC Line Powered Applications, Minimum External		
		LT1103CY	7-Lead TO-220	30	*	Components Required for 75W Isolated Power Supply		
1.5	Pos Fixed	LT1086CT-2.85	TO-220	30	2.85	Intended for SCSI-2 Active Termination		
0.5 to 1.5	Pos Fixed	LT1086CK-5	Steel TO-3	30	5	Low Dropout (1.2V), 1% V _{OUT} Tol		
		LT1086CT-5	TO-220	30	5	06 10 occupants 8 Philipped 00 30		
		LT1086CK-12	Steel TO-3	30	12	36 2008 otrach me-11		
		LT1086CT-12	TO-220	30	12	St. Milliage Inc. British British Ch. F.		
	Pos Adj	LT317AK LM317K	Steel TO-3	40	1.2 to 37	LT317A Has 1% V _{REF} Tol		
		LT317AH LM317H	TO-39	40	1.2 to 37	at The most and a constraint		
		LT317AT LM317T	TO-220	40	1.2 to 37			
		LT1086CK	Steel TO-3	30	1.2 to 29	Low Dropout (1.2V),1% V _{REF} Tol Pin Compatible with 317 Types		
		LT1086CT	TO-220	30	1.2 to 29	17 EST 702 AT S 1 S 17 EST 17 S		
	10fg/s	LT1086CH LT1086CM	TO-39 Plastic DD	30	1.2 to 29 1.2 to 29	Low Despoint (1.2V), 19/ W. Tol 2 Die Confess Maura Declare		
	Non Adi				180,000,000	Low Dropout (1.2V), 1% V _{REF} Tol 3-Pin Surface Mount Package		
	Neg Adj	LT337AK LM337K	Steel TO-3 TO-39	40	-1.2 to -37	LT337A Has 1% V _{REF} Tol		
	er Shaldaven	LT337AH LM337H	TO-220	40	-1.2 to -37	58 RICHEO 69-8 BLOOPETT 36-91		
	D 4.1	LT337AT LM337H		7-10-0	-1.2 to -37	25 AVC amara attas and a suppose to		
	Pos Adj High Voltage	LT317AHVK LM317HVK LT317AHVH LM317HVH	Steel TO-3 TO-39	60	1.2 to 57 1.2 to 57	LT317HV Has 1% V _{REF} Tol		
	Neg Adj	LT337AHVK LM337HVK	Steel TO-3	50	-1.2 to -47	LT337HV Has 1% V _{RFF} Tol		
	High Voltage	LT337AHVH LM337HVH	TO-39	50	-1.2 to -47	E133/11V Has 170 VREF 101		
1.25	Switching	LT1072CK	Steel TO-3	40	0 . 0 *	Self Contained 40kHz PWM and 1.25 Amp Switch in a 5-Pin Package		
		LT1072CT	TO-220	40	*	in the state of th		
		LT1072HVCK	Steel TO-3	60	*	Capacitor LT102003/48 - 8-Pin Plastic URP 10		
F 1217		LT1072HVCT	TO-220	60	*	Of Tours out out 6 Fragulta Fragulta		
	100	LT1072CJ8	8-Pin CERDIP	40	*	Self Contained 40kHz PWM and 1.25 Amp Switch		
		LT1072CN8	8-Pin Plastic DIP	40		LE PERMISSION ASSET		
		LT1072CS	16-Pin Plastic SOL	40	*	THE PROPERTY OF STREET		
	turkfist a	LT1172CK	Steel TO-3	40	*	Self Contained 100kHz PWM and 1.25 Amp Switch in a 5-Pin		
	W. Harriston	LT1172CT	TO-220	40	*	Package		
		LT1172HVCT	TO-220	60	*	a language of the second second		
		LT1172CJ8	8-Pin CERDIP	40	**	Self Contained 100kHz PWM and 1.25 Amp Switch		
HE G		LT1172CN8	8-Pin Plastic DIP	40	1.*	na 2 60 1 m/s a HONO 12 F		
		LT1172CS	16-Pin Plastic SOL	40	5*	et Line simple sin-et i		
1.0	Dual Pos	LT1005CK	Steel TO-3	20	Two 5V Outputs	Logic Controlled Main Output Voltage		
	Fixed	LT1005CT	TO-220	20	Two 5V Outputs	THE RESERVE OF THE PROPERTY OF		

^{*} The I_O values for the LT1070, LT1071, LT1072, LT1073, LT1074, LT1082, LT1109, LT1110, LT11111, LT1170, LT1171, LT1172, and LT1173 are switch current values. Actual output current, voltage and polarity depends on the type of switching regulator employed.



COMMERCIAL

I ₀ Output Current (AMPS)*	POSITIVE OR NEGATIVE OUTPUT	PART NUMBER	PACKAGE TYPE	V _{IN} / V _{DIFF} MAX (V)	V _O NOMINAL REGULATED OUTPUT VOLTAGE (V)	FEATURE/COMMENTS
1.0	Switching	LT1073CN8	8-Pin Plastic DIP	15	Adjustable	Micropower Switching Regulator Works Down to 1V Input. Requires
	Owitoning	LT1073CS8	8-Pin Plastic SOIC	15	Adjustable	Only 3 External Components (-5, -12 Versions)
	\$3 454-9 S.U.	LT1073CN8-5	8-Pin Plastic DIP	15	5	
	159 nt9-28 nt	LT1073CS8-5	8-Pin Plastic SOIC	15	5	
	18 18 1 FB1 FB	LT1073CN8-12	8-Pin Plastic DIP	15	12	
	年 5 四 是 6 元 7	LT1073CS8-12	8-Pin Plastic SOIC	15	12	
	A miled a print	LT1082CT	T0-220	75		60kHz PWM and 1 Amp Switch in a 5-Pin Package
	S ANS A MILE	LT1109CZ-5	3-Pin TO-92	36	5	Micropower Switching Regulator Works Down to 2V Input. Require:
	S 10,4-5 II bel	LT1109CZ-12	3-Pin TO-92	36	12	Only 3 External Components (-5, -12 Versions). Optimized for
		LT1109CN8-5	8-Pin Plastic DIP	36	5	$V_{IN} \ge 2V$. Available in 3-Pin TO-92 Package. N8/S8 Versions Also
	and million o	LT1109CN8-3	8-Pin Plastic SOIC	36	5	Offer Shutdown Feature. 12V version ideal for flash memory Vpp
		LT1109CN8-5	8-Pin Plastic DIP	36	12	pulse generation from 5V or 3V
		LT1109CN8-3	8-Pin Plastic SOIC	36	12	puise generation from 3V or 3V
						Missesson Cuitables Pagulates Warks David to 1V Input Paguiro
	ne with State	LT1110CN8	8-Pin Plastic DIP	15	Adjustable	Micropower Switching Regulator Works Down to 1V Input. Requires
	and the same	LT1110CS8	8-Pin Plastic SOIC	15	Adjustable	Only 3 External Components (-5, -12 Versions). 60kHz Oscillator
		LT1110CN8-5	8-Pin Plastic DIP	15	5	Allows Use of Surface Mount Inductors
	and the A file	LT1110CS8-5	8-Pin Plastic SOIC	15	5	DR OFFILE CONTROLLY
		LT1110CN8-12	8-Pin Plastic DIP	15	12 12	
	n 11 Pin o	LT1110CS8-12	8-Pin Plastic SOIC	15		All Allegar M. Marriera
		LT1111CN8	8-Pin Plastic DIP	36	Adjustable	Micropower Switching Regulator Works Down to 2V Input. Require
	mum Externs	LT1111CS8	8-Pin Plastic SOIC	36	Adjustable	Only 3 External Components (-5, -12 Versions). Optimized
	1000	LT1111CN8-5	8-Pin Plastic DIP	36	5	for V _{IN} ≥ 2V. 70kHz Oscillator Allows Use of Surface Mount
	7,000	LT1111CS8-5	8-Pin Plastic SOIC	36	5	Inductors
		LT1111CN8-12	8-Pin Plastic DIP	36	12	100 - 127/01 - CC3/1/0001/3 - 12/01/0
		LT1111CS8-12	8-Pin Plastic SOIC	36	12	0.5 Frost 1.17(0.000/0.5 2.50 10.01 10.01 20.00 20
		LT1173CN8	8-Pin Plastic DIP	36	Adjustable	Micropower Switching Regulator Works Down to 2V Input. Require
	- 15 144	LT1173CS8	8-Pin Plastic SOIC	36	Adjustable	Only 3 External Components (-5, -12 Versions). Optimized
		LT1173CN8-5	8-Pin Plastic DIP	36	5	for V _{IN} ≥ 2V
		LT1173CS8-5	8-Pin Plastic SOIC	36	5	SET SETTING NUMBER OF SETTING SET SET
		LT1173CN8-12	8-Pin Plastic DIP	36	12	DE-OT RECENT MASTERS AS A SECOND ASSESSMENT AS A SECOND AS A SECON
		LT1173CS8-12	8-Pin Plastic SOIC	36	12	DE TOTAL TRANSFEE TO AND A SECOND SEC
800mA	Pos Fixed	LT1117-2.85	3-Pin SOT-223	12	2.85	Active SCSI-2 Terminator, SOT-223 Package
	AND THE PERSON	LT1117-5	3-Pin SOT-223	10	5	5V Low Dropout Regulator, SOT-223 Package
		LT1117	3-Pin SOT-223	15	Adjustable	Adjustable Low Dropout Regulator, SOT-223 Package
125mA	Pos Adj	LT1020CJ	14-Pin CERDIP	36	4 to 30	Dropout Voltage = 0.4V, 40µA IQ, Reference and Comparator
	David Atting	LT1020CN	14-Pin Plastic	36	4 to 30	No. 102 Medical Committee
		LT1020CS	16-Pin Plastic SOL	36	4 to 30	The Regularist Statement of the Parties of the
	1.5	LT1120CJ8	8-Pin CERDIP	36	4 to 30	Dropout Voltage = 0.4V, 40μA I _O , Reference, Comparator, Shutdow
		LT1120CN8	8-Pin Plastic DIP	36	4 to 30	8-Pin Package
		LT1120CH	8-Pin TO-5	36	4 to 30	CASE CESTANOS ANTONIO DISPOSICIO DA SE
100mA	Pos Adj	LT1431CJ8	8-Pin CERDIP	36	2.5 to 36	0.4% Initial Tolerance, 1% Over Temperature
10011111	1 00 710)	LT1431CN8	8-Pin Plastic DIP	36	2.5 to 36	OF THE PROPERTY OF THE PROPERT
		LT1431CS8	8-Pin Plastic SOIC	36	2.5 to 36	DE SEAGT HVHVSRAM (WMMAXET) Tenshov dos
		LT1431CZ	TO-92	36	2.5 to 36	NO. INTERNATIONAL MONTHS & CONTRACT
	o Lin Sala			1	**	Voltage Converter, 10mA Output, ±2V _{IN}
40m∆ to	Switched	LANDER CARRESTON TO A DAMP AND	8-Din CEDDID	10		
	Switched	LT1026CJ8	8-Pin CERDIP	10	**	voltage converter, Toma Output, ±24M
40mA to 100mA	Switched Capacitor	LT1026CJ8 LT1026CN8	8-Pin Plastic DIP	10	**	voltage converter, 10th output, 122VIN
40mA to 100mA		LT1026CJ8 LT1026CN8 LT1026CH	8-Pin Plastic DIP 8-Pin TO-5 Can	10 10		L 10022HVCK 18-94 10-8 10-10-10-10-10-10-10-10-10-10-10-10-10-1
		LT1026CJ8 LT1026CN8 LT1026CH LTC1044CJ8	8-Pin Plastic DIP 8-Pin TO-5 Can 8-Pin CERDIP	10 10 9.5	**	Voltage Converter, 40mA Output
		LT1026CJ8 LT1026CN8 LT1026CH LTC1044CJ8 LTC1044CN8	8-Pin Plastic DIP 8-Pin TO-5 Can 8-Pin CERDIP 8-Pin Plastic DIP	10 10 9.5 9.5	**	Voltage Converter, 40mA Output
		LT1026CJ8 LT1026CN8 LT1026CH LTC1044CJ8 LTC1044CN8 LTC1044CH	8-Pin Plastic DIP 8-Pin TO-5 Can 8-Pin CERDIP 8-Pin Plastic DIP 8-Pin TO-5 Can	10 10 9.5 9.5 9.5	**	Voltage Converter, 40mA Output
		LT1026CJ8 LT1026CN8 LT1026CH LTC1044CJ8 LTC1044CN8 LTC1044CH LTC1044CS8	8-Pin Plastic DIP 8-Pin TO-5 Can 8-Pin CERDIP 8-Pin Plastic DIP 8-Pin TO-5 Can 8-Pin Plastic SO	10 10 9.5 9.5 9.5 9.5 9.5	**	Voltage Converter, 40mA Output
	Capacitor	LT1026CJ8 LT1026CN8 LT1026CH LTC1044CJ8 LTC1044CN8 LTC1044CH LTC1044CS8 LTC1046CN8	8-Pin Plastic DIP 8-Pin TO-5 Can 8-Pin CERDIP 8-Pin Plastic DIP 8-Pin TO-5 Can 8-Pin Plastic SO 8-Pin Plastic DIP	10 10 9.5 9.5 9.5 9.5 9.5	**	Voltage Converter, 40mA Output 50mA Output Current, 165μA Supply Current, 35Ω Max Output
	Capacitor	LT1026CJ8 LT1026CN8 LT1026CH LTC1044CJ8 LTC1044CN8 LTC1044CH LTC1044CS8 LTC1044CS8 LTC1046CN8 LTC1046CN8	8-Pin Plastic DIP 8-Pin TO-5 Can 8-Pin CERDIP 8-Pin Plastic DIP 8-Pin TO-5 Can 8-Pin Plastic SO 8-Pin Plastic DIP 8-Pin Plastic SOIC	10 10 9.5 9.5 9.5 9.5 6 6	::	Voltage Converter, 40mA Output 50mA Output Current, 165μA Supply Current, 35Ω Max Output Impedance
	Capacitor	LT1026CJ8 LT1026CN8 LT1026CH LTC1044CJ8 LTC1044CN8 LTC1044CH LTC1044CS8 LTC1046CN8 LTC1046CS8 LT1054CJ8	8-Pin Plastic DIP 8-Pin TO-5 Can 8-Pin CERDIP 8-Pin Plastic DIP 8-Pin TO-5 Can 8-Pin Plastic SO 8-Pin Plastic DIP 8-Pin Plastic SOIC 8-Pin CERDIP	10 10 9.5 9.5 9.5 9.5 9.5 6 6		Voltage Converter, 40mA Output 50mA Output Current, 165μA Supply Current, 35Ω Max Output Impedance Voltage Converter and Regulator, 100mA Output,
	Capacitor	LT1026CJ8 LT1026CN8 LT1026CH LTC1044CJ8 LTC1044CN8 LTC1044CH LTC1044CS8 LTC1044CS8 LTC1046CN8 LTC1046CN8	8-Pin Plastic DIP 8-Pin TO-5 Can 8-Pin CERDIP 8-Pin Plastic DIP 8-Pin TO-5 Can 8-Pin Plastic SO 8-Pin Plastic DIP 8-Pin Plastic SOIC	10 10 9.5 9.5 9.5 9.5 6 6	::	Voltage Converter, 40mA Output 50mA Output Current, 165μA Supply Current, 35Ω Max Output Impedance

^{*} The I_O values for the LT1070, LT1071, LT1072, LT1073, LT1074, LT1082, LT1109, LT1110, LT1111, LT1170, LT1171, LT1172, and LT1173 are switch current values. Actual output current, voltage and polarity depends on the type of switching regulator employed.

The available output voltage range is dependent upon the mode of operation selected.



^{**} These devices are non-regulating converters.

SURFACE MOUNT

OUTPUT CURRENT (AMPS)	POSITIVE OR NEGATIVE OUTPUT	PART NUMBER	PACKAGE TYPE	V _{IN} / V _{DIFF} MAX (V)	V _O NOMINAL REG OUTPUT VOLTAGE (V)	FEATURES/COMMENTS
4.0	Switching	LT1271CQ	Plastic DD	30	0 00 00	Self Contained 60kHz PWM and 4A Switch in a 5-Pin Surface Mount Pkg
2.5	Switching	LT1171CQ	Plastic DD	40	N .001	Self Contained 100kHz PWM and 2.5A Switch in a 5-Pin Surface Mount Pkg
2.0	Switching	LT1076CR-5	Plastic DD	45	O.B.A.	Self Contained 100kHz PWM and 2A Switch in a 7-Pin Surface Mount Pkg
0.5 to 1.5	Pos Adj	LT1086CM	Plastic DD	30	**	Low Dropout (1.2V), 1% V _{REF} Tol 3-Pin Surface Mount Pkg
1.25	Switching	LT1072S8	8-Pin Plastic SOIC	40	W 1 *	Self Contained Power and 1.25A Switch
1.25	Switching	LT1172S8	8-Pin Plastic SOIC	40	*	Self Contained 100kHz PWM and 1.25A Switch
1.25	Switching	LT1072CS	16-Pin Plastic SOL	40	14	Self Contained Power and 1.25A Switch
1.25	Switching	LT1172CS	16-Pin Plastic SOL	40	W.L.*	Self Contained 100kHz PWM and 1.25A Switch
1.0	Switching	LT1073CS8	8-Pin Plastic SOIC	15	Adjustable	Micropower Switching Regulator Works Down to 1V Input.
1.0	Switching	LT1073CS8-5	8-Pin Plastic SOIC	15	5	Requires Only 3 External Components (-5, -12 Versions)
1.0	Switching	LT1073CS8-12	8-Pin Plastic SOIC	15	12	175847/3847
1.0	Switching	LT1109CS8	8-Pin Plastic SOIC	20	Adjustable	Micropower Switching Regulator Works Down to 2V Input. Ideal for Flash
1.0	Switching	LT1109CS8-5	8-Pin Plastic SOIC	20	5	Memory Vpp Generation (-12 Version)
1.0	Switching	LT1109CS8-12	8-Pin Plastic SOIC	20	12	ANTICHER SECURITOR CONTROLLERS
1.0	Switching	LT1110CS8	8-Pin Plastic SOIC	36	Adjustable	Micropower Switching Regulator Works Down to 1V Output.
1.0	Switching	LT1110CS8-5	8-Pin Plastic SOIC	36	5	Requires Only 3 External Components (-5, -12 Versions)
1.0	Switching	LT1110CS8-12	8-Pin Plastic SOIC	36	12	
1.0	Switching	LT1111CS8	8-Pin Plastic SOIC	36	Adjustable	Micropower Switching Regulator Works Down to 2V Input.
1.0	Switching	LT1111CS8-5	8-Pin Plastic SOIC	36	5	Requires Only 3 External Components (-5, -12 Versions)
1.0	Switching	LT1111CS8-12	8-Pin Plastic SOIC	36	12	
1.0	Switching	LT1173CS8	8-Pin Plastic SOIC	36	Adjustable	Micropower Switching Regulator Works Down to 2V Input. Requires Only 3
1.0	Switching	LT1173CS8-5	8-Pin Plastic SOIC	36	5	External Components (-5, -12 Versions). Optimized for V _{IN} ≥ 2V
1.0	Switching	LT1173CS8-12	8-Pin Plastic SOIC	36	12	
800mA	Positive	LT1117CST	S0T-223	15	Adjustable	Low Dropout Adjustable Regulator, 800mA Output at 1V Dropout Voltage,
800mA	Positive	LT1117CST-2.85	SOT-223	15	2.85	SOT-223 Package
800mA	Positive	LT1117CST-5	S0T-223	15	5	
125mA	Pos Adj	LT1020CS	16-Pin Plastic SOL	36	4 to 30	Dropout Voltage = 0.4V, 40mA IQ, Reference and Comparator
100mA	Switched Cap	LT1054CS	16-Pin Plastic SOL	16	tt	Voltage Converter and Regulator, 25kHz Switching Rate
50mA	Switched Cap	LTC1046CS8	8-Pin Plastic SOIC	6	**	Lowest Loss for V _{IN} ≤ 6V
20mA	Switched Cap	LTC1044CS8	8-Pin Plastic SOIC	9.5	**	Voltage Converter, 5kHz Switching Rate

^{*} The I_O values for the LT1070, LT1071, LT1072, LT1170, LT1171, and LT1172, are switch current values. Actual output current, voltage and polarity depends on the type of switching regulator employed.

REGULATOR DRIVERS

BASE DRIVE CURRENT	POSITIVE OR NEGATIVE OUTPUT	PART NUMBER	PACKAGE TYPE	V _{IN} MAX (V)	V _O NOMINAL REGULATED OUTPUT VOLTAGE (V)	FEATURE/COMMENTS
150mA	Pos Fixed	LT1123CZ	TO-92	30	5.0	Requires External PNP, 1% Output Tolerance, 600µA Quiescent
150mA	Pos Fixed	LT1123CS8-2.85	S08	30	2.85	Current



 ^{**} These devices are non-regulating converters.
 †† The available output voltage range is dependent upon the mode of operation selected.

REGULATING PULSE-WIDTH MODULATORS

PART NUMBER	DESCRIPTION	PACKAGE OPTIONS	FEATURES NO SWITTER THE STATE OF
LT1105	Off-Line Regulating Pulse Width Modulator	N8	Designed for AC Line Powered Applications
LT1241 Series	500kHz Regulating Pulse Width Modulators	J8, N8, S8	Improved Replacements for UC1842, 1843, 1844, 1845
LT1246	T1246 1MHz Regulating Pulse Width Modulator		1MHz Current Mode PWM, 1.5% V _{REF}
LT1524/LT3524	Regulating Pulse Width Modulator	J, N, S	Improved SG1524, 2% V _{REF} , Guaranteed Oscillator Accuracy
LT1525A/LT3525A LT1527A/LT3527A	Regulating Pulse Width Modulator	J, N	Improved SG1525A/1527A Switching Regulator with Undervoltage Lockout, Guaranteed Long Term Stability
LT1526/LT3526	Regulating Pulse Width Modulator	J, N	Switching Regulator Control with Soft Start, Current Limit, Metering Logic, Undervoltage Lockout, Guaranteed Long Term Stability
SG1524/SG3524	Regulating Pulse Width Modulator	J, N	Industry Standard Switching Power Supply Control Circuit
SG1525A/SG3525A	Regulating Pulse Width Modulator	J, N	More Features Than 1524 Series, 100mA Source/Sink Outputs
SG1527A/SG3527A	Regulating Pulse Width Modulator	J, N	Same as SG1525A with Inverted Output Logic
LT1846/3846 LT1847/3847	Current Mode Regulating Pulse Width Modulator	J, N	Current Mode PWM with UV Lockout, Soft Start, 1% V _{REF} , 500kHz Operation, 200mA Totem Pole Outputs

SWITCHING REGULATOR CONTROLLERS

Noropawy Switching Regulator Works Davin to 2V Taxes

PART NUMBER	DESCRIPTION	PACKAGE OPTIONS	FEATURES
LT1432	Step-Down Switching Regulator Controller	N8, S8	Provides High Efficiency +5V Output Using LT1070 Series Regulator
		51 88	and Minimum External Parts

4

STEP UP FROM ONE CELL (1V)

V _{OUT}	l _{OUT}	P/N	IQ	L	C	R	Price *	* ** 95115
5V	40mA	LT1073-5	95µA	82µH	100µF	0Ω	\$3.15	Most Efficient
	40mA	LT1110-5	350µA	27µH	33µF	Ω	\$3.15	Best For Surface Mount
12V	15mA	LT1073-12	95μΑ	82µH	100µF	Ω	\$3.15	Most Efficient
	15mA	LT1110-12	350µA	27µH	33µF	0Ω	\$3.15	Best For Surface Mount

Basic Step Up Converter VIN R VIN SEMSE GND SW2 * See Tables For Recommended Part, Inductor, Capacitor and Resistor Values

STEP UP FROM TWO CELLS (2V)

V _{OUT}	l _{OUT}	P/N	IQ	L	C	R	Price **	maches of teat (AS) QMS 3	Inductor, Capacitor and Resiste					
5V	90mA	LT1173-5	110μΑ	47µH	100µF	47Ω	\$2.40	Most Efficient	gose regovernegere logarita					
	90mA	LT1111-5	350μΑ	18µH	33µF	47Ω	\$2.40	Smallest Board Space/Best For Surface	Mount					
	150mA	LT1073-5	95µA	100µH	100µF	47Ω	\$3.15	More Output Current/Most Efficient						
	150mA	LT1110-5	350µA	33µH	33µF	47Ω	\$3.15	More Output Current/Smallest Board Space/Best For Surface Mount						
	20mA	LT1109CZ-5	1mA	33µH	10µF	N/A	\$1.90	3 Pin Package/Lowest Cost/Best For Surf	ace Mount (8 Lead Version)					
12V	20mA	LT1173-12	110µA	47µH	47µF	47Ω	\$2.40	Most Efficient						
	20mA	LT1111-12	350µA	18µH	22µF	47Ω	\$2.40	Smallest Board Space/Best For Surface	Mount					
	40mA	LT1073-12	95µA	82µH	100µF	47Ω	\$3.15	More Output Current/Most Efficient More Output Current/Smallest Board Space/Best For Surface Mount						
	40mA	LT1110-12	350μΑ	27µH	33µF	Ω 0	\$3.15							
	20mA	LT1109CZ-12	350µA	20µH	4.7µF	N/A	\$1.90	3 Pin Package/Lowest Cost/Best For Surf	ace Mount (8 Lead Version)					

[•] ADJUSTABLE VERSIONS ALSO AVAILABLE FOR V_{OUT} UP TO 50V

STEP UP FROM 5V TO 12V


V _{OUT}	lout	P/N	IQ	l	C	R	Price **					
12V	90mA	LT1173-12	110µA	120µH	100µF	0Ω	\$2.40	Most Efficient				
	90mA	LT1111-12	350µA	47µH	33µF	Ω	\$2.40	Smallest Board Space/Best For Surface Mount				
	175mA	LT1073-12	95µA	180µH	100µF	0Ω	\$3.15	More Output Current/Most Efficient				
	175mA	LT1110-12	350μΑ	60µH	33µF	0Ω	\$3.15	More Output Current/Best For Surface Mount				
	60mA	LT1109CZ-12	LT1109CZ-12 350µA 3		33µH 10µF M	N/A	\$1.90	3 Pin Package/Lowest Cost/Best For Surface Mount (8 Lead Version)				

[•] ADJUSTABLE VERSIONS ALSO AVAILABLE FOR V_{OUT} UP TO 50V

FLASH MEMORY VPP (12V) GENERATION

Vout	lout	P/N	lq	L	C	R	Price '	*
12V	60mA	LT1109-12	350μΑ	33µH	10µF	SM	\$2.90	All Surface Mount
	90mA	LT1173 ADJ	110μΑ	120µH	100µF	47Ω	\$2.40	More I _{OUT}
	120mA	LT1073 ADJ	100μΑ	100µH†	100µF	20Ω	\$3.15	Most I _{OUT}
All F	lash Me	emory V _{PP} C	ircuits (Can Easil	y Be Ma	ade In	All Sur	face
Mou	int- Incl	ludina Induc	tors- Se	e Other	Side			

^{** 100} Piece Quantity Price † Coiltronics CTX100-4




SEE OTHER SIDE FOR MORE DC/DC CONVERSION SOLUTIONS, INDUCTOR MFGRs., CAP MFGRs., DEVICE PINOUTS



LTC BATTERY POWERED DC/DC CONVERSION SOLUTIONS

STEP DOWN CONVERSION TO 5V


VIN	lout	P/N	lq	L	C	R	Price *	* PRODUCE
6.5V to 12V	50mA	LT1173-5	110µA	47µH	100µF	100Ω	\$2.40	Most Efficient
	50mA	LT1111-5	330µA	18µH	33µF	100Ω	\$2.40	Best For Surface Mount
	90mA	LT1073-5	95μΑ	47µH	100µF	220Ω	\$3.15	More Output Current/Most Efficient
	90mA	LT1110-5	330µA	15µH	33µF	220Ω	\$3.15	More I _{OUT} /Best For Surface Mount
9V to 20V	300mA	LT1073-5	95µA	180µH	330µF	100Ω	\$3.15	Most Efficient
	300mA	LT1110-5	330µA	60µH	100µF	100Ω	\$3.15	Best For Surface Mount
12V to 20V	300mA	LT1173-5	110µA	220µH	220µF	220Ω	\$2.40	Most Efficient
	300mA	LT1111-5	330µA	82µH	100µF	220Ω	\$2.40	Best For Surface Mount
20V to 30V	300mA	LT1173-5	110µA	470µH	470µF	100Ω	\$2.40	Most Efficient
	300mA	LT1111-5	330µA	180µH	220µF	100Ω	\$2.40	Best For Surface Mount



ADJUSTABLE OUTPUT VOLTAGES UP TO 6.2V CAN BE OBTAINED WITH THE ADJUSTABLE VERSIONS OF LT1173, LT1111, LT1073 OR LT1110

POSITIVE TO NEGATIVE VOLTAGE CONVERSION

VIN	V _{OUT}	l _{OUT}	P/N	IQ	L	C	R	Price **	
5V	-5V	75mA	LT1173-5	250µA	100µH	100µF	100Ω	\$2.40	Most Efficient
	-5V	75mA	LT1111-5	650µA	33µH	33µF	100Ω	\$2.40	Best For Surface Mount
	-5V	150mA	LT1073-5	220µA	180µH	470µF	100Ω	\$3.15	More Output Current
	-5V	150mA	LT1110-5	650µA	68µH	150µF	100Ω	\$3.15	More I _{OUT} /Best For Surface Mount
12V	-5V	250mA	LT1173-5	110μΑ	470µH	220µF	100Ω	\$2.40	Most Efficient
	-5V	250mA	LT1111-5	330µA	180µH	82µF	100Ω	\$2.40	Best For Surface Mount




INDUCTOR AND CAPACITOR PART NUMBERS/MANUFACTURERS

nductor Value	Caddell-Burns P/N	Gowanda P/N C	coiltronics P/N †
15µH	7070-15	GA10-152K	Level I to bi
18µH	7070-16	GA10-182K	CTX20-1
20µH	London M. Sun E.	S) burilli anche	CTX20-1
22µH	7070-17	GA10-222K	CTX20-1
27µH	7070-18	GA10-272K	
33µH	7070-19	GA10-332K	
47µH	7300-09	GA10-472K	CTX50-1
68µH	7300-11	GA10-682K	
82µH	7300-12	GA10-822K	CTX82-1
100µH	7300-13	GA10-103K	CTX100-1
120µH	7300-14	GA10-123K	CTX100-1
180µH	7200-16	GA40-183K	CTX250-4
220µH	7200-17	GA40-223K	CTX250-4
470µH	7200-21	GA40-473K	

	Inductor Manufa	acturers	
Caddell-Burns	Mineola, NY, USA 11501	516-746-2310	FAX: 516-742-2416
Gowanda Elect.	Gowanda, NY, USA 14070	716-532-2234	FAX: 716-532-2702
Coiltronics Intl.	Pompano Beach, FL, USA	305-781-8900	FAX: 305-782-4163
†† Sumida	Arlington Heights, III, USA	708-956-0666	FAX: 708-956-0702

Capacitor Manufacturers										
Best:	OS-CON Series	Sanyo Video	San Diego, CA, USA 92073	619-661-6322						
Better:	PL Series	Nichicon America	Schaumberg, IL, USA 60173	708-843-7500						
Good:	150D or 550D	Sprague Electric	Sanford, ME, USA 04073	207-324-4140						

** 100 Piece Quantity Price | †† Surface Mount Inductors



POWER AND MOTOR CONTROL CIRCUITS

High Side Switch Drivers

LTC1155 - Dual N-Ch FET Switch Drivers w/ Short Circuit Protection

LTC1156 - Quad N-Ch FET Switch Drivers w/ Short Circuit Protection

Integrated High Side Switches

LT1188 – 1.5A HSS, Output Protected Against Inductive Kickback Controlled Slew Rate/Low RF Noise STATUS Line for Diagnostics Protected Against Overtemp, Load Faults

LT1089 – 7.5A HSS, Low Loss, Only 1.5V at 7.5A Protected Against Overtemp, Overcurrent. Low Quiescent Current

Half Bridge N-Ch MOSFET Drivers

LT1158 – 5V to 30V Operation, Drives DC motors and Switching Power Supply N-Ch MOSFET Switch Gates, On-Chip Charge Pump, Adaptive Anti Shoot-Through, Fully Protected, 150ns Transition Times Driving 3000pF

P/N	DESCRIPTION	PACKAGE	FEATURES
LTC1155	Dual High-Side Switch Driver	N8, S8	Low Quiescent Current, Short Circuit Protection, Internal Capacitors, Drives Low Loss N-Channel MOSFETs
LTC1156	Quad High-Side Switch Driver	N, S	Four Drivers in One Package, Low Quiescent Current, Short Circuit Protection, Internal Capacitors
LT1158	Half Bridge N-Channel MOSFET Driver	N	Drives 3000pF Loads in 150ns, Continuous Current Limit Protection, 5V to 30V Supplies

POWER AND MOTOR CONTROL CIRCUITS

High Side Switch Drivers

LTC1155 - Dual M-Ch FET Switch Drivers w/ Short Circuit Protection

LTC1156 - Quad N-On EET Switch Drivers w. Short Clicuit Protection

Integrated High Side Switches

LT1183 - 1.5A HSS, Output Protected Against Inductive Idekback
Controlled Slew Rate Low RF Worse
STATUS Line for Dispositios
Protected Against Oversemo, Load Faults

LT1089 - 7.5A HSS, Low Loss, Only 1.5V at 7.5A Protected Against Overtemp, Overcurrent, Low Outsecast Current

Half Bridge N-Ch MOSFET Drivers

LT1158 - 5V to 30V Operation, Drives DC motors and Switching Power Supply M-Ch MOSSET Switch Gates, On-Chip Charge Pump, Adaptive Anti Shoot-Through, Fully Protected, 150ns Transition Three Drives Drives 3000ns



SECTION 4—POWER PRODUCTS

INDUCTORLESS	DC T	TO D	C	CONVERTERS
--------------	------	------	---	------------

LTC1046, 50mA Switched Capacitor Voltage Converter ...

.....4-16

in operat provid voltag

tage Range, 1.5V to 6V

Easy to Use

JeoQ wo

APPLICATIONS

Conversion of +5V to ±5V Supplies

Supply Splitter, Vour = ± Vs/2

NOTIONAL SECUTION

V2+ most V2- galletens 9

/ LINEAR TECHNOLOGY



"Inductorless" +5V to -5V Converter

FEATURES

- 50mA Output Current
- Plug-In Compatible with ICL7660/LTC1044
- $R_{OUT} = 35\Omega$ Maximum
- 300µA Maximum No Load Supply Current at 5V
- Boost Pin (Pin 1) for Higher Switching Frequency
- 97% Minimum Open Circuit Voltage Conversion Efficiency
- 95% Minimum Power Conversion Efficiency
- Wide Operating Supply Voltage Range, 1.5V to 6V
- Easy to Use
- Low Cost

APPLICATIONS

- Conversion of +5V to ±5V Supplies
- Precise Voltage Division, V_{OLIT} = V_{IN}/2
- Supply Splitter, $V_{OUT} = \pm V_S/2$


DESCRIPTION

The LTC1046 is a 50mA monolithic CMOS switched capacitor voltage converter. It plugs in for ICL7660/LTC1044 in 5V applications where more output current is needed. The device is optimized to provide high current capability for input voltages of 6V or less. It trades off operating voltage to get higher output current. The LTC1046 provides several voltage conversion functions: the input voltage can be inverted ($V_{OUT} = -V_{IN}$), divided ($V_{OUT} = V_{IN}$) or multiplied ($V_{OUT} = \pm nV_{IN}$).


Designed to be pin-for-pin and functionally compatible with the ICL7660 and LTC1044, the LTC1046 provides 2.5 times the output drive capability.

TYPICAL APPLICATION

Generating -5V from +5V




Output Voltage vs Load Current for V+ = 5V



ABSOLUTE MAXIMUM RATINGS (Note 1)

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $V^+ = 5V$, $C_{OSC} = 0pF$, $T_A = 25^{\circ}C$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	LTC1046C TYP	MAX	MIN	LTC1046I TYP	MAX	UNITS
Is	Supply Current	$R_L = \infty$, Pins 1 and 7 No Connection $R_L = \infty$, Pins 1 and 7 No Connection, $V^+ = 3V$			165 35	300	25°C = 25°C = 02 = 10	165 35	300	μА μΑ
V ⁺ L	Minimum Supply Voltage	$R_L = 5k\Omega$	•	1.5	, 3	AL X	1.5			V
V ⁺ H	Maximum Supply Voltage	$R_L = 5k\Omega$	•	0 10		6	8 7	8 8 1	6	V
R _{OUT}	Output Resistance	V ⁺ = 5V, I _L = 50mA (Note 3) V ⁺ = 2V, I _L = 10mA	•		27 27 60	35 45 85	(Am)	27 27 60	35 50 90	Ω Ω Ω
fosc	Oscillator Frequency	V ⁺ = 5V (Note 4)	NoV =	20 4	30 5.5	In	20	30 5.5	ui Voltai † = 2V	kHz kHz
PEFF	Power Efficiency	$R_L = 2.4k\Omega$		95	97		95	97		%
V _{OUTEFF}	Voltage Conversion Efficiency	R _L = ∞		97	99.9	4,07	97	99.9		%
losc	Oscillator Sink or Source Current	V _{OSC} = 0V or V ⁺ Pin 1 = 0V Pin 1 = V ⁺	•		4.2 15	35 45		4.2 15	40 50	μΑ

The • denotes the specifications which apply over the full operating temperature range.

Note 1: Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.

Note 2: Connecting any input terminal to voltages greater than V^+ or less than ground may cause destructive latch-up. It is recommended that no inputs from sources operating from external supplies be applied prior to power-up of the LTC1046.


Note 3: R_{OUT} is measured at $T_J = 25$ °C immediately after power-on.


Note 4: f_{OSC} is tested with C_{OSC} = 100pF to minimize the effects of test fixture capacitance loading. The 0pF frequency is correlated to this 100pF test point, and is intended to simulate the capacitance at pin 7 when the device is plugged into a test socket and no external capacitor is used.


4





TYPICAL PERFORMANCE CHARACTERISTICS (Using Test Circuit in Figure 1)

























4

TYPICAL PERFORMANCE CHARACTERISTICS (Using Test Circuit in Figure 1)





TEST CIRCUIT




Figure 1.

APPLICATIONS INFORMATION

Theory of Operation

To understand the theory of operation of the LTC1046, a review of a basic switched capacitor building block is helpful.

In Figure 2, when the switch is in the left position, capacitor C1 will charge to voltage V1. The total charge on C1 will be q1 = C1V1. The switch then moves to the right, discharging C1 to voltage V2. After this discharge time, the charge on C1 is q2 = C1V2. Note that charge has been transferred from the source, V1, to the output, V2. The amount of charge transferred is:

$$\Delta q = q1 - q2 = C1(V1 - V2).$$

If the switch is cycled "f" times per second, the charge transfer per unit time (i.e., current) is:

$$I = f \times \Delta q = f \times C1(V1 - V2).$$




Figure 2. Switched Capacitor Building Block

Rewriting in terms of voltage and impedance equivalence,

$$I = \frac{V1 - V2}{(1/fC1)} = \frac{V1 - V2}{R_{EQUIV}}.$$

A new variable, R_{EQUIV} , has been defined such that $R_{EQUIV} = 1/fC1$. Thus, the equivalent circuit for the switched capacitor network is as shown in Figure 3.




Figure 3. Switched Capacitor Equivalent Circuit

Examination of Figure 4 shows that the LTC1046 has the same switching action as the basic switched capacitor building block. With the addition of finite switch ON resistance and output voltage ripple, the simple theory, although not exact, provides an intuitive feel for how the device works.




Figure 4. LTC1046 Switched Capacitor Voltage Converter Block Diagram

For example, if you examine power conversion efficiency as a function of frequency (see typical curve), this simple theory will explain how the LTC1046 behaves. The loss, and hence the efficiency, is set by the output impedance. As frequency is decreased, the output impedance will eventually be dominated by the 1/fC1 term and power efficiency will drop. The typical curves for power efficiency versus frequency show this effect for various capacitor values.


Note also that power efficiency decreases as frequency goes up. This is caused by internal switching losses which occur due to some finite charge being lost on each switching cycle. This charge loss per unit cycle, when multiplied by the switching frequency, becomes a current loss. At high frequency this loss becomes significant and the power efficiency starts to decrease.

LV (Pin 6)

The internal logic of the LTC1046 runs between V⁺ and LV (pin 6). For V⁺ greater than or equal to 3V, an internal switch shorts LV to ground (pin 3). For V⁺ less than 3V, the LV pin should be tied to ground. For V⁺ greater than or equal to 3V, the LV pin can be tied to ground or left floating.

OSC (Pin 7) and Boost (Pin 1)


The switching frequency can be raised, lowered or driven from an external source. Figure 5 shows a functional diagram of the oscillator circuit.



By connecting the boost pin (pin 1) to V⁺, the charge and discharge current is increased and, hence, the frequency is increased by approximately three times. Increasing the frequency will decrease output impedance and ripple for higher load currents.

Loading pin 7 with more capacitance will lower the frequency. Using the boost (pin 1) in conjunction with external capacitance on pin 7 allows user selection of the frequency over a wide range.

Driving the LTC1046 from an external frequency source can be easily achieved by driving pin 7 and leaving the boost pin open, as shown in Figure 6. The output current from pin 7 is small, typically $15\mu A$, so a logic gate is capable of driving this current. The choice of using a CMOS logic gate is best because it can operate over a wide supply voltage range (3V to 15V) and has enough voltage swing to drive the internal Schmitt trigger shown in Figure 5. For 5V applications, a TTL logic gate can be used by simply adding an external pull-up resistor (see Figure 6).



Capacitor Selection

While the exact values of C_{IN} and C_{OUT} are non-critical, good quality, low ESR capacitors such as solid tantalum

are necessary to minimize voltage losses at high currents. For CIN the effect of the ESR of the capacitor will be multiplied by four, due to the fact that switch currents are approximately two times higher than output current, and losses will occur on both the charge and discharge cycle. This means that using a capacitor with 1Ω of ESR for C_{IN} will have the same effect as increasing the output impedance of the LTC1046 by 4Ω . This represents a significant increase in the voltage losses. For Court the effect of ESR is less dramatic. Cour is alternately charged and discharged at a current approximately equal to the output current, and the ESR of the capacitor will cause a step function to occur, in the output ripple, at the switch transitions. This step function will degrade the output regulation for changes in output load current, and should be avoided. Realizing that large value tantalum capacitors can be expensive, a technique that can be used is to parallel a smaller tantalum capacitor with a large aluminum electrolytic capacitor to gain both low ESR and reasonable cost. Where physical size is a concern some of the newer chip type surface mount tantalum capacitors can be used. These capacitors are normally rated at working voltages in the 10V-20V range and exhibit very low ESR (in the range of 0.1Ω).

TYPICAL APPLICATIONS

Negative Voltage Converter

Figure 7 shows a typical connection which will provide a negative supply from an available positive supply. This circuit operates over full temperature and power supply ranges without the need of any external diodes. The LV pin (pin 6) is shown grounded, but for $V^+ \ge 3V$, it may be floated, since LV is internally switched to ground (pin 3) for $V^+ \ge 3V$.

The output voltage (pin 5) characteristics of the circuit are those of a nearly ideal voltage source in series with an 27Ω resistor. The 27Ω output impedance is composed of two terms: 1) the equivalent switched capacitor resistance (see Theory of Operation), and 2) a term related to the ON resistance of the MOS switches.




Figure 7. Negative Voltage Converter

At an oscillator frequency of 30kHz and C1 = $10\mu F$, the first term is:

$$R_{EQUIV} = \frac{1}{(f_{OSC}/2) \times C1} = \frac{1}{15 \times 10^3 \times 10 \times 10^{-6}} = 6.7\Omega$$

TYPICAL APPLICATIONS

Notice that the equation for R_{EQUIV} is not an capacitive reactance equation ($X_C = 1/\omega C$) and does not contain a 2π term.

The exact expression for output impedance is complex, but the dominant effect of the capacitor is clearly shown on the typical curves of output impedance and power efficiency versus frequency. For C1 = C2 = $10\mu F$, the output impedance goes from 27Ω at $f_{OSC}=30 kHz$ to 225Ω at $f_{OSC}=1 kHz$. As the 1/fC term becomes large compared to switch ON resistance term, the output resistance is determined by 1/fC only.

Voltage Doubling

Figure 8 shows a two diode, capacitive voltage doubler. With a 5V input, the output is 9.1V with no load and 8.2V with a 10mA load.




Figure 8. Voltage Doubler

Ultra-Precision Voltage Divider

An ultra-precision voltage divider is shown in Figure 9. To achieve the 0.0002% accuracy indicated, the load current should be kept below 100nA. However, with a slight loss in accuracy, the load current can be increased.




Figure 9. Ultra-Precision Voltage Divider

Battery Splitter it is made as most about 11 and polying

A common need in many systems is to obtain positive and negative supplies from a single battery or single power supply system. Where current requirements are small, the circuit shown in Figure 10 is a simple solution. It provides symmetrical positive or negative output voltages, both equal to one half the input voltage. The output voltages are both referenced to pin 3 (output common). If the input voltage between pin 8 and pin 5 is less than 6V, pin 6 should also be connected to pin 3, as shown by the dashed line.




Figure 10. Battery Splitter

Paralleling for Lower Output Resistance

Additional flexibility of the LTC1046 is shown in Figures 11 and 12. Figure 11 shows two LTC1046s connected in parallel to provide a lower effective output resistance. If, however, the output resistance is dominated by 1/fC1, increasing the capacitor size (C1) or increasing the frequency will be of more benefit than the paralleling circuit shown.

Figure 12 makes use of "stacking" two LTC1046s to provide even higher voltages. In Figure 12, a negative voltage doubler or tripler can be achieved depending upon how pin 8 of the second LTC1046 is connected, as shown schematically by the switch.

TYPICAL APPLICATIONS




Figure 11. Paralleling for 100mA Load Current





Figure 12. Stacking for Higher Voltage





SECTION 4—POWER PRODUCTS

	OID F	-	01150
HIGH	CILL	CAMILIA.	LILLE
nuan	SILL	-20011	LITES

LTC1155, Dual High Side Micropower N-Channel MOSFET Driver with Internal Charge Pump4-26
LTC1156, Quad High Side Micropower N-Channel MOSFET Driver with Internal Charge Pump4-41
LT1188, 1.5A High Side Switch

4





Dual High Side Micropower MOSFET Driver

FEATURES

- Fully Enhances N-Channel Power MOSFETs
- 8µA Standby Current
- 85µA ON Current
- Short Circuit Protection
- Wide Power Supply Range 4.5V to 18V
- Controlled Switching ON and OFF Times
- No External Charge Pump Components
- Replaces P-Channel High Side MOSFETs
- Compatible with Standard Logic Families
- Available in 8-Pin SO Package

APPLICATIONS

- Lap-Top Power Bus Switching
- SCSI Termination Power Switching
- Cellular Phone Power Management
- P-Channel Switch Replacement
- Relay and Solenoid Drivers
- Low Frequency Half H-Bridge
- Motor Speed and Torque Control

DESCRIPTION

The LTC1155 dual high side gate driver allows using low cost N-channel FETs for high side switching applications. An internal charge pump boosts the gate above the positive rail, fully enhancing an N-channel MOSFET with no external components. Micropower operation, with $8\mu A$ standby current and $85\mu A$ operating current, allows use in virtually all systems with maximum efficiency.


Included on-chip is over-current sensing to provide automatic shutdown in case of short circuits. A time delay can be added in series with the current sense to prevent false triggering on high in-rush loads such as capacitors and incandescent lamps.

The LTC1155 operates off of a 4.5V to 18V supply input and safely drives the gates of virtually all FETs. The LTC1155 is well suited for low voltage (battery powered) applications, particularly where micropower "sleep" operation is required.


The LTC1155 is available in both 8-pin DIP and 8-pin SO packages.

TYPICAL APPLICATION

Lap-Top Computer Power Bus Switch with Short Circuit Protection




Switch Voltage Drop



ABSOLUTE MAXIMUM RATINGS

Supply Voltage	22V
Input Voltage	(V _S +0.3V) to (GND -0.3V)
Gate Voltage	($V_S + 24V$) to (GND $-0.3V$)
)50mA
Operating Tempe	rature Range
LTC1155M	55°C to +125°C
	0°C to 70°C
Storage Tempera	ture Range65°C to 150°C
Lead Temperatur	e Range (Soldering, 10 sec.) 300°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $V_S = 4.5V$ to 18V, $T_A = 25^{\circ}C$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TC1155	MAX	MIN	TC1158	C MAX	UNITS
Vs	Supply Voltage			4.5		18	4.5		18	V
Ia	Quiescent Current OFF	V _{IN} = 0V, V _S = 5V (Note 1)		001	8	20		8	20	μА
	Quiescent Current ON	V _S = 5V, V _{IN} = 5V (Note 2)	I.E.	1 1 1 1 1 1 1	85	120		85	120	μΑ
	Quiescent Current ON	V _S = 12V, V _{IN} = 5V (Note 2)	1		180	400		180	400	μΑ
V _{INH}	Input High Voltage		•	2.0			2.0			V
VINL	Input Low Voltage	10 to 28	•	0		0.8	1		0.8	V
I _{IN}	Input Current	0V < V _{IN} < V _S	•			±1.0	(V) BRATI	DV Y HE	±1.0	μΑ
CIN	Input Capacitance				5			5		pF
V _{SEN}	Drain Sense Threshold Voltage	greatists htraisend Te		80 75	100 100	120 125	80 75	100 100	120 125	mV mV
I _{SEN}	Drain Sense Input Current	OV < V _{SEN} < V _S				±0.1			±0.1	μА
V _{GATE} -V _S	Gate Voltage Above Supply	$V_S = 5V$ $V_S = 6V$ $V_S = 12V$	•	6.0 8.0 18	6.8 8.5 20	9.0 15 28	6.0 8.0 18	6.8 8.5 20	9.0 15 28	V V V
T _{ON}	Turn ON Time	$V_S = 5V$, $C_{GATE} = 1000pF$ Time for $V_{GATE} > V_S + 2V$ Time for $V_{GATE} > V_S + 5V$	Ł	50 200	160 580	300 1000	50 200	160 580	300 1000	μs μs
		V_S = 12V, C_{GATE} = 1000pF Time for V_{GATE} > V_S +5V Time for V_{GATE} > V_S +10V		50 120	100 250	200 500	50 120	100 250	200 500	μs μs

ELECTRICAL CHARACTERISTICS $v_s = 4.5 \text{V}$ to 18V, $T_A = 25 \,^{\circ}\text{C}$, unless otherwise noted.


To:	n ennen	Varv 907 VS.	er commercial	LTC1155	M	Service Consu	LTC1155	C	REGINS
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
T _{OFF}	Turn OFF Time	$V_S = 5V$, $C_{GATE} = 1000pF$ Time for $V_{GATE} < 1V$	10	36	60	10	36	60	μς
	earrory Sile	V _S = 12V, C _{GATE} = 1000pF Time for V _{GATE} < 1V	10	26	60	10	26	60	μs
T _{SC}	Short Circuit Turn OFF Time	V _S = 5V, C _{GATE} = 1000pF Time for V _{GATE} < 1V	5	16	30	5	16	30	μs
	terrory LTC1165	V _S = 12V, C _{GATE} = 1000pF Time for V _{GATE} < 1V	5	16	30	5	16	30	μs


The lacktriangle denotes the specifications which apply over the full operating temperature range.


Note 1: Quiescent current OFF is for both channels in OFF condition.


Note 2: Quiescent current ON is per driver and is measured independently.


TYPICAL PERFORMANCE CHARACTERISTICS


















4


TYPICAL PERFORMANCE CHARACTERISTICS















BLOCK DIAGRAM





LTC1155 OPERATION

The LTC1155 contains two independent power MOSFET gate drivers and protection circuits (refer to the Block Diagram for details). Each half of the LTC1155 consists of the following functional blocks:

TTL and CMOS Compatible Inputs

Each driver input has been designed to accommodate a wide range of logic families. The input threshold is set at 1.3V with approximately 100mV of hysteresis.

A voltage regulator with low standby current provides continuous bias for the TTL to CMOS converters. The TTL to CMOS converter output enables the rest of the circuitry. In this way the power consumption is kept to a minimum in the standby mode.

Internal Voltage Regulation

The output of the TTL to CMOS converter drives two regulated supplies which power the low voltage CMOS logic and analog blocks. The regulator outputs are isolated from each other so that the noise generated by the charge pump logic is not coupled into the 100mV reference or the analog comparator.

Gate Charge Pump

Gate drive for the power MOSFET is produced by an adaptive charge pump circuit which generates a gate voltage substantially higher than the power supply voltage. The charge pump capacitors are included on chip and, therefore, no external components are required to generate the gate drive.

Drain Current Sense

The LTC1155 is configured to sense the drain current of the power MOSFET in high side applications. An internal 100mV reference is compared to the drop across a sense resistor (typically 0.002Ω to 0.1Ω) in series with the drain lead. If the drop across this resistor exceeds the internal 100mV threshold, the input latch is reset and the gate is quickly discharged by a large N-channel transistor.

Controlled Gate Rise and Fall Times

When the input is switched ON and OFF, the gate is charged by the internal charge pump and discharged in a controlled manner. The charge and discharge rates have been set to minimize RFI and EMI emissions in normal operation. If a short circuit or current overload condition is encountered, the gate is discharged very quickly (typically a few microseconds) by a large N-channel transistor.

PIN DESCRIPTIONS

Input Pin

The LTC1155 logic input is a high impedance CMOS gate and should be grounded when not in use. These input pins have ESD protection diodes to ground and supply and, therefore, should not be forced beyond the power supply rails.

Gate Drive Pin

The gate drive pin is either driven to ground when the switch is turned OFF or driven above the supply rail when the switch is turned ON. This pin is a relatively high impedance when driven above the rail (the equivalent of a

few hundred $k\Omega$). Care should be taken to minimize any loading of this pin by parasitic resistance to ground or supply.

Supply Pin

The supply pin of the LTC1155 serves two vital purposes. The first is obvious: it powers the input, gate drive, regulation and protection circuitry. The second purpose is less obvious: it provides a Kelvin connection to the top of the two drain sense resistors for the internal 100mV reference. The supply pin should be connected directly to the power supply source as close as possible to the top of the two sense resistors.



PIN DESCRIPTIONS

The supply pin of the LTC1155 should not be forced below ground as this may result in permanent damage to the device. A 300Ω resistor should be inserted in series with the ground pin if negative supply voltages are anticipated.

Drain Sense Pin 2 (1980) and to aloo V and I distance and

As noted previously, the drain sense pin is compared against the supply pin voltage. If the voltage at this pin is more than 100mV below the supply pin, the input latch will be reset and the MOSFET gate will be quickly discharged. Cycle the input to reset the short circuit latch and turn the MOSFET back on.

This pin is also a high impedance CMOS gate with ESD protection and, therefore, should not be forced beyond the power supply rails. To defeat the over current protection, short the drain sense to supply.

Some loads, such as large supply capacitors, lamps or motors require high inrush currents. An RC time delay must be added between the sense resistor and the drain sense pin to ensure that the drain sense circuitry does not false trigger during start-up. This time constant can be set from a few microseconds to many seconds. However, very long delays may put the MOSFET in risk of being destroyed by a short circuit condition (see Applications Information section).

APPLICATIONS INFORMATION

Protecting the MOSFET

The MOSFET is protected against destruction by removing drive from the gate as soon as an over current condition is detected. Resistive and inductive loads can be protected with no external time delay. Large capacitive or lamp loads, however, require that the over current shutdown function be delayed long enough to start the load but short enough to ensure the safety of the MOSFET.

Example Calculations

Consider the circuit of Figure 1. A power MOSFET is driven by one side of an LTC1155 to switch a high inrush current load. The drain sense resistor is selected to limit the maximum DC current to 3.3A.

R_{SEN} = V_{SEN}/I_{TRIP}

= 0.1/3.3A

 $=30m\Omega$

A time delay is introduced between R_{SEN} and the drain sense pin of the LTC1155 which provides sufficient delay to start a high inrush load such as large supply capacitors.

In this example circuit, we have selected the IRLZ34 because of its low RDS_{ON} (0.05 Ω with VGS = 5V). The FET




Figure 1. Adding an RC Delay

drops 0.1V at 2A and, therefore, dissipates 200mW in normal operation (no heat sinking required).

If the output is shorted to ground, the current through the FET rises rapidly and is limited by the RDS_{ON} of the FET, the drain sense resistor and the series resistance between the power supply and the FET. Series resistance in the power supply can be substantial and attributed to many sources including harness wiring, PCB traces, supply capacitor ESR, transformer resistance or battery resistance.

For this example, we assume a worst case scenario; i.e. that the power supply to the power MOSFET is "hard" and provides a constant 5V regardless of the current. In this case, the current is limited by the RDS_{ON} of the MOSFET and the drain sense resistance. Therefore:

$$I_{PEAK} = V_{SUPPLY}/0.08\Omega$$

= 62.5A

The drop across the drain sense resistor under these conditions is much larger than 100mV and is equal to the drain current times the sense resistance:

$$V_{DROP} = (I_{PEAK})(R_{SEN})$$

= 1.88V

By consulting the power MOSFET data sheet SOA graph, we note that the IRLZ34 is capable of delivering 62.5A at a drain-to-source voltage of 3.12V for approximately 10ms.

An RC time constant can now be calculated which satisfies this requirement:

$$RC = \frac{-t}{\ln\left[1 - \frac{V_{SEN}}{R_{SEN} \bullet I_{MAX}}\right]}$$

$$RC = \frac{-0.01}{\ln\left[1 - \frac{0.10}{0.030 \bullet 62.5}\right]}$$

$$= -0.01/-0.054$$

$$= 182ms$$

This time constant should be viewed as a maximum safe delay time and should be reduced if the competing requirement of starting a high inrush current load is less stringent; i.e., if the inrush time period is calculated at 20ms, the RC time constant should be set at roughly two or three times this time period and not at the maximum of 182ms. A 60ms time constant would be produced with a 270k resistor and a 0.22 μ F capacitor (as shown in Figure 1).

Graphical Approach to Selecting RDLY and CDLY

Figure 2 is a graph of normalized over-current shutdown time versus normalized MOSFET current. This graph can be used instead of the above equation to calculate the RC time constant. The Y axis of the graph is normalized to one RC time constant. The X axis is normalized to the set current. (The set current is defined as the current required to develop 100mV across the drain sense resistor).




Figure 2. Shutdown Time vs MOSFET Current

Note that the shutdown time is shorter for increasing levels of MOSFET current. This ensures that the total energy dissipated by the MOSFET is always within the bounds established by the MOSFET manufacturer for safe operation.

In the example presented above, we established that the power MOSFET should not be allowed to pass 62.5A for more than 10ms. 62.5A is roughly 18 times the set current of 3.3A. By drawing a line up from 18 and reflecting it off the curve, we establish that the RC time constant should be set at 10ms divided by 0.054, or 180ms. Both methods result in the same conclusion.

Using a Speed Up Diode

A way to further reduce the amount of time that the power MOSFET is in a short circuit condition is to "bypass"the delay resistor with a small signal diode as shown in Figure 3. The diode will engage when the drop across the drain sense resistor exceeds 0.7V, providing a direct path to the sense pin and dramatically reducing the amount of time




Figure 3. Using a Speed-Up Diode

the MOSFET is in an overload condition. The drain sense resistor value is selected to limit the maximum DC current to 4A. Above 28A, the delay time drops to 10μ s.

Switched Supply Applications

Large inductive loads, such as solenoids, relays and motors store energy which must be directed back to either the power supply or to ground when the supply voltage is interrupted (see Figure 4). In normal operation, when the switch is turned OFF, the energy stored in the inductor is harmlessly absorbed by the MOSFET; i.e., the current flows out of the supply through the MOSFET until the inductor current fails to zero.




Figure 4. Switched Supply

If the MOSFET is turned ON and the power supply (battery) removed, the inductor current is delivered by the supply capacitor. The supply capacitor must be large enough to deliver the energy demanded by the discharging inductor. If the storage capacitor is too small, the supply lead of the LTC1155 may be pulled below ground, permanently destroying the device.

Consider the case of a load inductance of 1mH which is supporting 3A when the 6V power supply connection is interrupted. A supply capacitor of at least $250\mu F$ is required to prevent the supply lead of the LTC1155 from being pulled below ground (along with any other circuitry tied to the supply).

Any wire between the power MOSFET source and the load will add a small amount of parasitic inductance in series with the load (approximately $0.4\mu H/foot$). Bypass the power supply lead of the LTC1155 with a minimum of $10\mu F$ to ensure that this parasitic load inductance is discharged safely, even if the load is otherwise resistive.

Large Inductive Loads

Large inductive loads (>0.1mH) may require diodes connected directly across the inductor to safely divert the stored energy to ground. Many inductive loads have these diodes included. If not, a diode of the proper current rating should be connected across the load to safely divert the stored energy.

Reverse Battery Protection

The LTC1155 can be protected against reverse battery conditions by connecting a resistor in series with the ground lead as shown in Figure 5. The resistor limits the supply current to less than 50mA with –12V applied. Since the LTC1155 draws very little current while in normal operation, the drop across the ground resistor is minimal.

The TTL or CMOS driving logic is protected against reverse battery conditions by the 100k input current limiting resistor. The addition of 100k resistance in series with the input pin will not affect the turn ON and turn OFF times which are dominated by the controlled gate charge and discharge periods.






Figure 5. Reverse Battery Protection

Over Voltage Protection

The MOSFET and load can be protected against over voltage conditions by using the circuit of Figure 6. The drain sense function is used to detect an over voltage condition and quickly discharge the power MOSFET gate. The 18V zener diode conducts when the supply voltage

exceeds 18.6V and pulls the drain sense pin 0.6V below the supply pin voltage.

The supply voltage is limited to 18.6V and the gate drive is immediately removed from the MOSFET to ensure that it cannot conduct during the over voltage period. The gate of the MOSFET will be latched OFF until the supply transient is removed and the input turned OFF and ON again.





Figure 6. Over Voltage Shutdown and Protection

TYPICAL APPLICATIONS


Dual 2A Auto-Reset Electronic Fuse




4

TYPICAL APPLICATIONS

High Side Driver with V_{DS} Sense Short Circuit Shutdown




X-NOR Fault Detection




Truth Table

IN	OUT	CONDITION	FLT
0	0	Switch OFF	DETUCIO
1	0	Short Circuit	0
0	1	Open Load	0
1	1	Switch ON	1

Low Side Driver with Drain End Current Sensing



Low Side Driver with Source End Current Sensing




*DO NOT SUBSTITUTE. MUST BE A PRECISION, SINGLE SUPPLY, MICROPOWER OP AMP (I_0 < 60μ A)

LTC1155 - TA13



TYPICAL APPLICATIONS


Automotive High Side Driver with Reverse Battery and High Voltage Transient Protection




- *PROTECTS TTL/CMOS GATES DURING HIGH VOLTAGE TRANSIENT OR REVERSE BATTERY
- **NOT REQUIRED FOR INDUCTIVE OR RESISTIVE LOADS
- ***SMV ISOTEK CORPORATION (508) 673-2900

LTC1155 • TA14

5V/3A Extremely Low Voltage Drop Regulator with 10µA Standby Current and Short Circuit Protection



Using the Second Channel for Fault Detection




REPORT THE FAULT TO THE μP
*NOT REQUIRED FOR RESISTIVE OR INDUCTIVE LOADS

PULLS DOWN ON DRAIN SENSE 1 TO DISCHARGE THE MOSFET AND

LTC1155 • TA1

Bootstrapped Gate Drive for (100Hz $< F_0 < 10kHz$)




RISE AND FALL TIMES ARE BETA TIMES FASTER

LTC1155 • TA2


4

TYPICAL APPLICATIONS

Logic Controlled Boost Mode Switching Regulator with Short Circuit Protection and $8\mu A$ Standby Current




High Efficiency 60Hz Full-Wave Synchronous Rectifier





TYPICAL APPLICATIONS


Annual Andreas And the High Efficiency 60Hz Full-Wave Synchronous Rectifier



MOSFETS ARE SYNCHRONOUSLY ENHANCED WHEN RECTIFIER CURRENT EXCEEDS 300mA *NO HEATSINK REQUIRED **INTERNAL BODY DIODE OF MOSFET ***RCS02 ULTRONIX (303) 242-0810

LTC1155 - TA19


Push-Pull Driver with Shoot-Through Current Lockout (F₀ < 100Hz)




4

TYPICAL APPLICATIONS

Full H-Bridge Driver with Shoot-Through Current Lockout and Stall Current Shutdown (Fo < 100Hz)




DC Motor Speed and Torque Control for Cordless Tools and Appliances




TYPICAL APPLICATIONS

AND AND AND AND Isolated High Voltage High-Side Switch with Circuit Breaker and applicate High



Isolated Solid State AC Relay with Circuit Breaker





TECHNOLOGY Quad High Side Micropower MOSFET Driver with Internal Charge Pump

FEATURES

- No External Charge Pump Components
- Fully Enhances N-Channel Power MOSFETs
- 16 Microamps Standby Current
- 95 Microamps ON Current
- Wide Power Supply Range 4.5V to 18V
- Controlled Switching ON and OFF Times
- Replaces P-Channel High Side Switches
- Compatible with Standard Logic Families
- Available in 16-pin SOL Package

APPLICATIONS

- Laptop Computer Power Switching
- SCSI Termination Power Switching
- Cellular Telephone Power Management
- P-Channel Switch Replacement
- Battery Charging and Management
- Low Frequency H-Bridge Driver
- Stepper Motor and DC Motor Control

DESCRIPTION

The LTC1156 quad High side gate driver allows using low cost N-channel FETs for high side switching applications. An internal charge pump boosts the gate drive voltage above the positive rail, fully enhancing an N-channel MOS switch with no external components. Micropower operation, with $16\mu A$ standby current and $95\mu A$ operating current, allows use in virtually all systems with maximum efficiency.


Included on chip is independent over-current sensing to provide automatic shutdown in case of short circuits. A time delay can be added to the current sense to prevent false triggering on high in-rush current loads.

The LTC1156 operates off of a 4.5V to 18V supply and is well suited for battery-powered applications, particularly where micropower "sleep" operation is required.

The LTC1156 is available in both 16-pin DIP and 16-pin SOL packages.

TYPICAL APPLICATION


Laptop Computer Power Management



ALL COMPONENTS SHOWN ARE SURFACE MOUNT. MINIMUM PARTS COUNT SHOWN. CURRENT LIMITS CAN BE SET SEPARATELY AND TAILORED TO INDIVIDUAL LOAD CHARACTERISTICS.

IMS026 INTERNATIONAL MANUFACTURING SERVICES, INC. (401) 683-9700

Standby Supply Current




1156 TA0

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	22V
	$(V_S + 0.3V)$ to $(GND - 0.3V)$
	$(V_S + 24V)$ to $(GND - 0.3V)$
	50mA

Operating Temperature Range	
LTC1156C	0°C to 70°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 sec.).	

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $V_S = 4.5V$ to 18V, $T_A = 25^{\circ}C$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _S	Supply Voltage	(Note 1)		4.5		18	V
Ia	Quiescent Current OFF	V _S = 5V, V _{IN} = 0V (Note 2)			16	40	μА
IQ	Quiescent Current ON	V _S = 5V, V _{IN} = 5V (Note 3)	HO	DEPO!	95	125	μА
I _Q Inst	Quiescent Current ON	V _S = 12V, V _{IN} = 5V (Note 3)	e natio	top Comp	180	400	μА
V _{INH}	Input High Voltage			2.0			V
V _{INL}	Input Low Voltage	\$ 1 m				0.8	V
I _{IN}	Input Current	0V < V _{IN} < V _S			1401	±1.0	μА
CIN	Input Capacitance		7-1		5	1	pF
V _{SEN}	Drain Sense Threshold Voltage	XNO CHAIL SELECTION		80 75	100 100	120 125	mV mV
ISEN	Drain Sense Input Current	OV < V _{SEN} < V _S	•			±0.1	μА
V _{GATE} - V _S	Gate Voltage Above Supply	V _S = 5V V _S = 6V V _S = 12V	•	6.0 7.5 18.0	7.0 8.3 20.0	9.0 15.0 28.0	V V V
t _{ON}	Turn-ON Time	$V_S = 5V$, $C_{GATE} = 1000 pF$ Time for $V_{GATE} > V_S + 2V$ Time for $V_{GATE} > V_S + 5V$	1	50 200	160 580	300 1000	μs μs
		$\begin{split} V_S &= 12V, C_{GATE} = 1000 pF \\ \text{Time for } V_{GATE} > V_S + 5V \\ \text{Time for } V_{GATE} > V_S + 10V \end{split}$	NY, NANI TELY AN	50 120	100 250	200 500	μs μs

ELECTRICAL CHARACTERISTICS $V_S = 4.5V$ to 18V, $T_A = 25$ °C, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
toff	Turn-OFF Time	$V_S = 5V$, $C_{GATE} = 1000pF$ Time for $V_{GATE} < 1V$	10	36	60	μS
	VI > SIXAV N(F) SANT - CP VI - SV = SANT - CA VI - SV SANT - CA VI - SV SANT - CP	$V_S = 12V$, $C_{GATE} = 1000pF$ Time for $V_{GATE} < .1V$	10	26	60	μѕ
t _{SC}	Short Circuit Turn-OFF Time	$V_S = 5V$, $C_{GATE} = 1000pF$ Time for $V_{GATE} < 1V$	5	16	30	μs
	0.5	$V_S = 12V$, $C_{GATE} = 1000pF$ Time for $V_{GATE} < 1V$	5	16	30	μS


The ● denotes specifications which apply over the full operating temperature range.


Note 1: Both V_S pins (3 and 8) must be connected together, and both ground pins (1 and 6) must be connected together.


Note 2: Quiescent current OFF is for all channels in OFF condition.


Note 3: Quiescent current ON is per driver and is measured independently.


TYPICAL PERFORMANCE CHARACTERISTICS
















TYPICAL PERFORMANCE CHARACTERISTICS



BLOCK DIAGRAM



OPERATION

The LTC1156 contains four independent power MOSFET gate drivers and protection circuits (refer to the Block Diagram for detail). Each section of LTC1156 consists of the following functional blocks:

TTL and CMOS Compatible Inputs

Each driver input has been designed to accommodate a wide range of logic families. The input threshold is set at 1.3V with approximately 100mV of hysteresis.



OPERATION

A voltage regulator with low standby current provides continuous bias for the TTL to CMOS converters. The TTL to CMOS converter output enables the rest of the circuitry. In this way the power consumption is kept to a minimum in the standby mode.

Internal Voltage Regulation

The output of the TTL to CMOS converter drives two regulated supplies which power the low voltage CMOS logic and analog blocks. The regulator outputs are isolated from each other so that the noise generated by the charge pump logic is not coupled into the 100mV reference or the analog comparator.

Gate Charge Pump

Gate drive for the power MOSFET is produced by an adaptive charge pump circuit which generates a gate voltage substantially higher than the power supply voltage. The charge pump capacitors are included on chip and therefore no external components are required to generate the gate drive.

Drain Current Sense

The LTC1156 is configured to sense the drain current of the power MOSFET in high side applications. An internal 100mV reference is compared to the drop across a sense resistor (typically 0.002Ω to 0.1Ω) in series with the drain lead. If the drop across this resistor exceeds the internal 100mV threshold, the input latch is reset and the gate is quickly discharged by a large N-channel transistor. A simple RC network can be added to delay the over-current protection so that large in-rush current loads such as lamps or capacitors can be started.


Supply and Ground Pins

The two supply pins (3 and 8) of the LTC1156 must be connected together at all times and the two ground pins (1 and 6) must be connected together at all times. The two supply pins should be connected to the "top" of the drain current sense resistor/s to ensure accurate sensing.

For further applications information, see the LTC1155 Dual High Side Micropower MOSFET Driver data sheet.


TYPICAL APPLICATIONS

4-Cell Extremely Low Voltage Drop Regulator and Three Load Switches with Short-Circuit Protection and 20µA Standby Current




TYPICAL APPLICATIONS

24V to 30V Quad Industrial Switch with Thermal Shutdown




Automotive Triple High Side Switch with Reverse Battery Interrupt, Short-Circuit and High-Voltage Transient Protection (20µA Standby Current)




TYPICAL APPLICATIONS

4-Phase Stepper Motor Driver with Short-Circuit Protection



Full H-Bridge Driver with Short-Circuit Protection and 16µA Standby Current
Low Frequency Operation (<100Hz)



For more Typical Applications, see LTC1155 data sheet.



1.5A High Side Switch

FEATURES

- 1.5A Bipolar Switch
- Controlled Output Slew Rate (2V/µs) to Limit R.F.I. Generation
- 60V Load Dump Capability with Inductive Kickback
- Internal Negative Voltage Clamp for Inductive Loads
- 500µA Standby Current
- Logic Input TTL Levels
- Low Input Bias Current (20μA)
- Status Output
- Short Circuit Detection and Shutoff
- Open Circuit Detection
- Overtemp Detection and Shutoff

APPLICATIONS


- Solenoid Driver
- Relay Driver
- Motor Driver

DESCRIPTION

The LT1188 is a monolithic high side switch employing bipolar technology. The device is designed to operate in harsh environments such as those encountered in the automotive industry. The device incorporates an internal clamp diode to clamp the negative voltage spikes generated by inductive loads such as solenoids and is capable of withstanding load dumps of 60V on the supply pin while clamping such spikes. Standby current is only 500µA and ground pin current, when driving a 1A load, is only 5mA.

The device's input logic levels are designed to be compatible with standard TTL levels while drawing only 20μ A in the on state. A status output is provided to inform the user of the condition of the output load as well as the switch. The status pin will change state for shorted as well as open loads and will also indicate when the device is above normal operating temperature. The device protects itself against short circuited loads by limiting output current and then shutting itself off after a specified time if the short remains. The device protects itself against overtemperature by shutting itself off. Overtemperature shutoff occurs at a temperature above where the status pin overtemp indication occurs, allowing the user time to recognize and possibly correct the problem before drive to the load is removed.


BLOCK DIAGRAM





Supply Voltage	60V
A LT1188M	
P LT1188C	0°C to 70°C
Junction Temperature Range	
LT1188M	55°C to 175°C
LT1188C	0°C to 100°C
Storage Temperature	
Lead Temperature (Soldering, 10 sec) .	

ABSOLUTE MAXIMUM RATINGS PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS (Note 1)

PARAMETER	CONDITIONS	A TRAIN	MIN	TYP	MAX	UNITS
Switch Voltage Loss (V _{CC} -V _{OUT} , Switch On)	$I_{OUT} = 1.0A, 5V \le V_{CC} \le 30V$ $I_{OUT} = 1.5A, 5V \le V_{CC} \le 30V$	•	nan	1.0 1.2	1.2 1.4	V
Output Leakage Current	$V_{CC} = 30V, V_{OUT} = 0V, V_{IN} = 0V$	•		5	150	μΑ
High Level Input Voltage Low Level Input Voltage	$5V \le V_{CC} \le 30V$, $I_{OUT} = 1.5A$, (Note 2) $5V \le V_{CC} \le 30V$, $I_{OUT} = 0.0A$, (Note 3)	•	2.0	.820	tch Voltage to	V see
High Level Input Current	5V ≤ V _{CC} ≤ 30V, V _{IN} = 2.0V	•	5	20	60	μΑ
Low Level Input Current	$5V \le V_{CC} \le 30V, V_{IN} = 0.4V$	•		0	1	μΑ
Status Pin Saturation Voltage	5V≤V _{CC} ≤30V, I _{STATUS} = 1mA	•	HALL	0.2	0.4	V
Status Leakage Current	$V_{CC} = 30V, V_{STAT} = 5.5V$	•	1		1	μА
Standby Current (S)	$V_{IN} = 0.4V$, $R_L = \infty$, $V_{CC} = 30V$ Status = High Status = Low	•		500 550	650 750	μ Α μ Α
Ground Pin Current	V _{CC} = 30V, I _{OUT} = 1.5A	•		9	15	mA
Clamp Voltage	I _{CLAMP} = 1.0A, (Note 4) I _{CLAMP} = 1.5A, (Note 4)	•		8 9	10 12	V
Turn-On Delay	(Note 5)	•	5 5 C	b_01_30	30	μS
Turn-Off Delay	(Note 6)	•		(A) THURST	30	μS
Output Slew Rate	V _{CC} = 17V, R _L = 16Ω Output Rising Output Falling	•	0.5 0.5	1.2 2.0	5.0 5.0	VIμs VIμs
Short Circuit Current	$V_{CC}-V_{OUT} = 7V$ $V_{CC}-V_{OUT} = 17V$	•	2.0	3.5 2.5	4.7 4.0	A A A
	V _{CC} -V _{OUT} = 30V	•	0.5	1.5	3.0	A A

ELECTRICAL CHARACTERISTICS (Note 1)

PARAMETER	CONDITIONS			MIN	TYP	MAX	UNITS
Short Circuit Sense Time (t _{SC})	V _{CC} = 30V	10 -a 1203	•	20	50	110	μS
Status Reset Time (t _R)	V _{CC} =30V	96.,,,,,	•	350	600	950	μS μS
Open Circuit Current Trip Level		285 of 3		18	40	75	mA
Overtemp Detection Point	S of these	Cac 70°	0	(A.) (J.	150		°C
Thermal Resistance	Junction to Case (Note 7)				sons	4.0	°C/W

Note 1: The • denotes specifications which apply over the full operating temperature range.

Note 2: 2.0V is the minimum input voltage guaranteed to turn the device on. For input voltages greater than 2.0V the output voltage is guaranteed to be turned on.

Note 3: 0.8V is the maximum input voltage guaranteed to turn the device off. For input voltages less than 0.8V the device is guaranteed to be turned off


Note 4: The negative voltage clamp is designed for intermittent operation such as clamping the reverse voltage spike caused by an inductive load. Clamp duration should be less than 100ms.


Note 5: Turn on delay time is defined to be the time from the rising edge of the input signal to the time that the output voltage is equal to 2V.


Note 6: Turn off delay time is defined to be the time from the falling edge of the input signal to the time that the output drops by 2V.

Note 7: Thermal resistance is from the junction of the switch transistor to the back of the case directly below the switch transistor. The device will be centered in the package and proper mounting techniques are required in order to have good thermal conduction away from this area of the package.

TYPICAL PERFORMANCE CHARACTERISTICS










4


TYPICAL PERFORMANCE CHARACTERISTICS




















PIN FUNCTIONS

Output: As can be seen from the block diagram the output of the device is the emitter of an NPN power transistor which can source current from the supply. The slew rate of the output, both rising and falling, is controlled to minimize the generation of RFI. In the negative direction the output pin is clamped to ground with a combination diode/zener clamp. This clamp is designed to clamp the flyback voltage spike of an inductive load such as a solenoid. This clamp is designed for intermittent operation. The duration of the flyback spike should be less than 100ms. This allows a wide range of inductive loads. In the positive direction the output pin is clamped to the supply with a diode.

Ground: The ground pin of the device must be connected for the device to turn on. For an open ground pin the device will be in an off state.

Input: The input pin of the device must be driven above the input voltage threshold for the device to turn on. The input voltage threshold is designed to be compatible with standard TTL levels, while the input impedance is high. Input current above the threshold is typically $20\mu A$. For an open input pin the device will remain in an off state. The input

logic requires a minimum input voltage slew rate of 3V/ms. This is several orders of magnitude slower than any logic family currently in use and should not normally cause any problems.

Status: The status output is the collector of a grounded emitter NPN transistor whose base is internally driven by the status logic. A logic low indicates a fault condition (see Truth Table). This output requires an external pull-up resistor that should be chosen so that the current into the status pin, when the status pin is pulled low, is <1mA. The breakdown voltage of this NPN collector is equal to that of the output switch.

Diagnostic Truth Table

	Input	Output	Status
Normal Operation	L	SESTION PROJECTS	Н
200	Н	Н	Н
Open Load	L	X	Н
004	Н	Н	L
Shorted Load	L	L	L
	Н	L	L
Thermal Overload	L	L	Н
	Н	L	L

STATUS FUNCTIONS

Open Circuit Fault: The status output will be pulled low if the output current drops below the open circuit current threshold (typically 40mA). The open circuit detector is only active during the time that the switch is on (input high), and will only affect the status output during that time. For open circuit faults the status output will not latch low. The status line will be low only as long as the fault condition exists.

Short Circuit Fault: For short circuit faults lasting longer than the short circuit sense time ($\approx 60\mu s$), two things will occur; the output switch will be latched off and the status output will be latched low. The output will remain off until the input is recycled. The status output will remain low until both the short is removed and the input is recycled, and will be reset high after the status reset time ($\approx 500\mu s$) has elapsed. For continuous shorts the output will turn on, for the short circuit sense time, each time the input is cycled

and the status output will remain latched low. The current at which the short circuit detector activates is a function of the supply voltage as can be seen by looking at the short circuit current curve in the typical performance characteristics.

Thermal Fault: Thermal faults can occur for two reasons, heating from external sources or heating due to power dissipation in the switch itself. The device will act similarly for both cases. Thermal faults will only affect the status output during the time that the switch is on (input high). Thermal faults will cause the status output to latch low for the duration of an input cycle. The status output will be reset on the falling edge of the input waveform. There are two levels of thermal overload. At $\approx 150\,^{\circ}\text{C}$ junction temperature the thermal sensing circuitry will latch the status output low, and the output will remain on (as long as the input is high). At $\approx 165\,^{\circ}\text{C}$ the thermal sensing circuitry will


STATUS FUNCTIONS

turn the output off. If the junction temperature drops back below $\approx 165^{\circ}\text{C}$ the output will turn back on. This means that if the thermal fault is caused by an external source the output will stay off as long as the temperature is held above $\approx 165^{\circ}\text{C}$. If the thermal fault is caused by internal power dissipation, the device will cycle on and off to maintain the junction temperature near 165°C. The status output gives a fault indication at a temperature below the actual shutdown temperature to allow the user time to sense and possibly correct the fault condition before the switch takes action to protect itself.

Load Dump: For transient supply voltages greater than 35V or for transient switch voltages greater than 35V, a separate clamp network will turn the output off. This is necessary to keep the switch within its safe operating area and also to prevent the device from passing the high


voltage transient on to the load. To guarantee survival of the switch for load dump type transients the risetime of the supply voltage, at the supply pin of the device, should be limited to $<1V/\mu s$. This is to allow the device time to turn off between when the supply voltage reaches 35V and when the supply voltage reaches 50V so that the device is turned off well below its BVCEO voltage. If the device is bypassed closely, the series inductance and resistance of the supply leads along with the supply bypass capacitor will form an RLC filter and will limit the risetime. The slew rate limiting circuitry will be disabled during this transient turn off time. The output will remain off until the supply voltage drops back below 35V. During the time that the output is turned off by this clamp network the open circuit detector will still be active and will set the status pin low until the output comes back on and the output current is greater than the open circuit current.

TYPICAL APPLICATIONS



* THE LT1188 IS NOT RECOMMENDED FOR DRIVING LIGHT BULBS DUE TO THEIR INHERENTLY HIGH INRUSH CURRENTS. HIGH INRUSH CURRENTS WILL ACTIVATE THE SHORT CIRCUIT PROTECTION CIRCUITRY OF THE DEVICE, CAUSING IT TO SHUT OFF AFTER ≈50µS (SHORT CURCUIT SENSE TIME).

TIMING DIAGRAM




SECTION 4—POWER PRODUCTS

	FGIII	

LT1087, Adjustable Low Dropout Regulator with Kelvin-Sense Inputs	4-56
LT1117, 800mA Low Dropout Positive Regulators; Adjustable and Fixed 2.85V, 5V	
LT1121-5, Micropower Low Dropout Regulator	13-46
LT1123, 5V Low Dropout Regulator Driver	4-75
LT1123-2.85, Low Dropout Regulator Driver for SCSI-2 Active Termination	
LT1185. Low Dropout Regulator with Adjustable Current Limit	4-86

4







Adjustable Low Dropout Regulator with Kelvin-Sense Inputs

FEATURES

- Separate Sense Inputs Allow True Kelvin Sensing
- Easily Parallelable
- Operates Down to 1V Dropout
- Guaranteed Dropout Voltage at Multiple Current Levels
- 0.05% Line Regulation
- 0.1% Load Regulation at the Sense Point

APPLICATIONS


- High Efficiency Linear Regulators
- Post Regulators for Switching Supplies
- High Current Regulators
- Remotely Sensed Regulators

DESCRIPTION

The LT1087 is a variation of the LT1084 Adjustable Low Dropout 3 Terminal Regulator. The sense points of the internal reference/error amp are brought out to allow added flexibility.

They can be used for true Kelvin sensing of the output voltage at a remotely located load. They can be used to force the devices to share current equally when more than one device is wired in parallel, allowing the user to easily build higher current modules. This device is designed to provide 5A of output current. All internal circuitry is designed to operate down to 1V input to output differential and the dropout voltage is fully specified as a function of load current. On-chip trimming adjusts the reference voltage to 1%. Current limit is also trimmed, minimizing the stress on both the regulator and power source circuitry under overload conditions. A $10\mu\mathrm{F}$ output capacitor is required on these devices; however, this is usually included in most regulator designs.

SIMPLIFIED SCHEMATIC





ABSOLUTE MAXIMUM RATINGS PACKAGE/ORDER INFORMATION

Power Dissipation	Internally Limited
Input to Output Voltage Differential "M" Grade	
"C" Grade	
Differential Voltage Between Sense Pins (V+SENSE-V-SENSE)	
Sense Pin Voltage	
Range($V_{OUT}^* - 1V$) $\leq V_{\pm SEN}$	$SE \leq (V_{OUT}^* + 0.4V)$
Operating Junction Temperature Range	
"M" Grade	
Control Section	
Power Transistor	– 55°C to 200°C
"C" Grade	
Control Section	0°C to 125°C
Power Transistor	0°C to 150°C
Storage Temperature	65°C to 150°C
Lead Temperature (Soldering, 10 sec)	
*V _{OUT} is referring to the regulator output pin voltage.	

SENSE BOTTOM VIEW -SENSE	ORDER PART NUMBER
V _{IN} CASE IS OUTPUT K PACKAGE 4-LEAD TO-3 METAL CAN	LT1087MK LT1087CK
FRONT VIEW + SENSE VIN VOUT ADJ - SENSE	LT1087CT
TAB IS OUTPUT T PACKAGE 5-LEAD TO-220	

PRECONDITIONING

100% Thermal Limit Burn-In

ELECTRICAL CHARACTERISTICS (See Note 1)

PARAMETER	CONDITIONS	6479	MIN	TYP	MAX	UNITS
Reference Voltage	$I_{OUT} = 10\text{mA}, T_j = 25^{\circ}\text{C},$ $(V_{IN} - V_{OUT}) = 3V$ $10\text{mA} \le I_{OUT} \le 5A$ $1.5V \le (V_{IN} - V_{OUT}) \le 25V$		1.238 1.225	1.250 1.250	1.262 1.270	V
Line Regulation	$I_{LOAD} = 10 \text{mA}, 1.5 \text{V} \le (V_{IN} - V_{OUT}) \le 15 \text{V}, T_j = 25 ^{\circ}\text{C}$ M Grade	•	Tivic	0.015 0.035	0.2 0.2	% %
	15V ≤(V _{IN} − V _{OUT}) ≤ 35V C Grade	•		0.05	0.5	%
	15V ≤(V _{IN} − V _{OUT}) ≤ 30V (Notes 1, 2)	•		0.05	0.5	%
Load Regulation	$(V_{IN} - V_{OUT}) = 3V$ $10mA \le I_{OUT} \le 5A$					The second
	T _j = 25°C (Notes 1, 2)			0.1 0.2	0.3 0.4	% %
Dropout Voltage	$\Delta V_{REF} = 1\%$, $I_{OUT} = 5A$, (Note 4)			1.3	1.5	V
Common Mode Range of Sense Pins ΔV_{REF}	$(V_{OUT} - 1V) \le V_{+SENSE} \le V_{OUT}$			0.4		mV
Differential Gain of Sense Pins $\Delta V_{REF}/\Delta V_{SENSE}$	V _{+SENSE} = V _{OUT} V _{-SENSE} = (V _{OUT} - 40mV)			11	яния тиятео	V/V
Sense Pin Bias Current				0.3		μΑ
Minimum Load Current	$(V_{IN} - V_{OUT}) = 25V$	•		5	10	mA
Thermal Regulation	T _A = 25°C, 30ms pulse			0.003	0.015	%/W



ELECTRICAL CHARACTERISTICS (See Note 1)

PARAMETER	CONDITIONS	Demining	SHE	MIN	TYP	MAX	UNITS
Ripple Rejection	f = 120Hz $C_{ADJ} = 25\mu F, C_{OUT} = 25\mu F$ Tantalum $I_{OUT} = 5A, (V_{IN} - V_{OUT}) = 3V$	V88	•	60	75	egenov nicha adoaba	dB
Adjust Pin Current	T _j = 25°C		•	en/Fe	55	120	μA μA
Adjust Pin Current Change	$10\text{mA} \le I_{\text{OUT}} \le 5\text{A}$ $1.5\text{V} \le (V_{\text{IN}} - V_{\text{OUT}}) \le 25\text{V}$	VP	•	A THE STATE OF THE	0.2	5	μΑ
Temperature Stability		1/4.0 4 m	•	rankan. V	0.5	Vigur	%
Long Term Stability	T _A = 125°C, 1000 Hrs.			annas	0.3	mail feathmal	%
RMS Output Noise (% of V _{OUT})	$T_A = 25^{\circ}C$ $10Hz = \le f \le 10kHz$				0.003	olia olia	%
Thermal Resistance Junction to Case	K Package: Control Circuitry/Power Transistor T Package: Control Circuitry/Power Transistor				0.75/2.3 0.65/2.7	°C/W	

The • denotes the specifications which apply over the full operating temperature range.


Note 1: See thermal regulation specifications for changes in output voltage due to heating effects. Load and line regulation are measured at a constant junction temperature by low duty cycle pulse testing. Unless otherwise specified, + Sense, - Sense and V_{OUT} are tied together at the package.


Note 2: Line and load regulation are guaranteed up to the maximum power dissipation (45W for the LT1087K, 30W for the LT1087T). Power dissipation is determined by the input/output differential and the output current. Guaranteed maximum power dissipation will not be available over the full input/output voltage range.


Note 3: Load regulation is defined to be the change in output voltage at the sense point. The sense point is defined to be the point at which the sense pins, output, and the top of the resistive divider that sets the output voltage are tied together. The voltage drop from the output pin of the device to the sense point must be < 1V.

Note 4: Dropout voltage is specified over the full output current range of the device. Test points and limits are shown on the Dropout Voltage curve. Dropout voltage is defined to be the voltage from input to output and is tested with the sense pins tied to the output pin.

TYPICAL PERFORMANCE CHARACTERISTICS











4


TYPICAL PERFORMANCE CHARACTERISTICS














APPLICATION HINTS

The LT1087 is an adjustable voltage regulator with Kelvin sense inputs. These inputs can be used to fully Kelvin sense a remote load so that the regulation at the load is nearly perfect. The sense inputs can also be used in a 2-wire configuration to compensate for voltage drops in long output leads eliminating the two extra wires needed for full Kelvin sensing.

This regulator is easy to use and has all the protection features that are expected in high performance voltage regulators. They are short circuit protected, have safe area protection as well as thermal shutdown to turn-off the regulator should the temperature exceed about 165°C.

Sense Inputs

In a three terminal regulator the sense inputs are terminated at the output pin of the device (normally the case for adjustable regulators). This means that regulation will be best at the case of the device. Any wire resistance between the regulator and the actual load will degrade the regulation, especially at high currents. This five pin configuration allows the user to select the point where regulation will be optimized.

The sense pins can be used in two basic configurations. They can be used to make a remote Kelvin sensed output, or they can be used as a differential amplifier to simply compensate for a long wire run.

For full Kelvin sensing of the output, the sense pins are tied together, then connected through a 1k resistor to the top of the R1/R2 divider that sets the output voltage. The 1k resistor is necessary to prevent high currents from flowing into the sense pins under fault conditions and will cause no significant error in the output voltage. The top and bottom of the R1/R2 divider are then tied to the points in the circuit where optimum regulation is desired. These connections must be made separate from the wires that carry the main load current. See the Remote Kelvin Sensed Output Circuit in the Typical Applications Section. At light load currents the voltage drop down the output lead will be small and the sense pins will be at approximately the same voltage as the output pin. For heavy load currents the output pin will be driven positive with respect to the sense pins by the value of the voltage drop across the output leads and the voltage at the sense points will be regulated. The output is allowed to go 1V above the sense pins in this configuration. For output pin voltages greater than 1V above the sense pins some degradation in regulation will occur. Since the output is allowed to go positive with respect to the sense pins by 1V and assuming that both the power lead to the load and the ground return are approximately equal, this configuration allows the user to have almost perfect regulation at the sense point with 2V of drop in the wire leads between the regulator and the load. Note that the input voltage to the regulator must provide enough headroom to the regulator to allow this to happen. The input voltage must be greater than the total of the regulated output voltage plus the wire drops plus the dropout voltage of the regulator (≈1.5V for LT1087 at 5A).

If the user does not want to run the extra two wires required for full Kelvin sensing, a second method can be used to compensate for wire drops. The sense inputs can be considered to be the inputs to a differential amplifier

with a gain of 11 when the + Sense pin is positive with respect to the - Sense pin. Pulling the - Sense pin negative with respect to the + Sense pin (with the + Sense pin tied to the output) by 10mV will cause the reference voltage, nominally 1.25V, to increase by 110mV to 1.36V. The output of the regulator would then increase by the factor

$$\left[\Delta V_{REF} \left(1 + \frac{R2}{R1} \right) \right] .$$

See the Remote Load Regulation Compensation Circuit in the Typical Applications. In this manner sensing across a small part of the output leads can compensate for the entire length. The maximum differential input voltage over which the differential gain holds true is 60mV at 25°C, and this voltage is proportional to absolute temperature. For most circuits the differential input voltage should be less than 40mV. Exceeding this small differential voltage will not damage the device until the differential exceeds 5V. Regulation, however, will be degraded. Assuming a maximum differential input voltage of 40mV and an output voltage of 5V, and using the formula from the Remote Load Regulation Compensation Circuit, this configuration can compensate out 1.76V of wire drop. For higher output voltages larger wire drops can be compensated out. As in the previous circuit the input voltage to the regulator must provide enough headroom for this to happen.

Output Voltage

The LT1087 develops and tries to maintain a 1.25V reference voltage between its sense pins and its adjust pin (see Figure 1). By placing a resistor between the device's sense point (the end of R3) and its adjust pin, a constant current is caused to flow through R1 and down through R2 to set the overall output voltage. Normally R1 is chosen so that the current flowing through it is equal to the specified minimum load current of 10mA. Because I_{ADJ} is very small and constant when compared with the current through R1, it represents a small error and can usually be ignored.






Figure 1. Standard Connection

TYPICAL APPLICATIONS



TYPICAL APPLICATIONS

Remote Load Regulation Compensation (2-Wire)




EXAMPLE: IF THE LOAD MUST BE LOCATED 10 FT. (120 $^{\circ}$) FROM THE REGULATOR AND V_{OUT} IS 5V THEN (A*+B*)=240 $^{\circ}$ R1=120 Ω , R2=360 Ω

 $X'' = \frac{(A'' + B'')}{\left[11\left(1 + \frac{R^2}{R^1}\right)\right]} \to X'' = 5.2''$

BY CONNECTING THE —SENSE PIN 5.2" FURTHER DOWN THE OUTPUT WIRE THAN THE +SENSE PIN THE LOAD REGULATION CAUSED BY 20' OF WIRE CAN BE COMPENSATED OUT.

Paralleling Devices for Higher Current



FOR PARALLELING MORE THAN TWO DEVICES - DUPLICATE SLAVE SECTION.

MINIMUM LOAD CURRENT = (10mA) (# 0F DEVICES IN PARALLEL) R1, R2 NETWORK CAN BE USED AS THE MINIMUM LOAD

 $R_{M}\!=\!8m\Omega\!\approx\!10\,''\,0F$ #20 A.W.G. SOLID WIRE (COPPER) $R_{S}\!=\!7.3m\Omega\!\approx\!9.1\,''\,0F$ #20 A.W.G. SOLID WIRE (COPPER)

 $\rm R_M$ and $\rm R_S$ should be non-inductive. This is easily accomplished by folding the wire back upon itself so that the fields generated, by current flowing in the wire, cancel.



LT1117/LT1117-2.85/LT1117-5

800mA Low Dropout Positive Regulators Adjustable and Fixed 2.85V, 5V

FEATURES

- Space Saving SOT-223 Surface Mount Package
- Three Terminal Adjustable or Fixed 2.85V, 5V
- Output Current of 800mA
- Operates Down to 1V Dropout
- Guaranteed Dropout Voltage at Multiple Current Levels
- 0.2% Line Regulation Max
- 0.4% Load Regulation Max

APPLICATIONS

- Active SCSI Terminators
- High Efficiency Linear Regulators
- Post Regulators for Switching Supplies
- Battery Chargers
- 5V 3.3V Linear Regulators

DESCRIPTION


The LT1117 is a positive low dropout regulator designed to provide up to 800mA of output current. The device is available in an adjustable version and fixed output voltages of 2.85V and 5V. The 2.85V version is designed specifically to be used in Active Terminators for the SCSI bus. All internal circuitry is designed to operate down to 1V input to output differential. Dropout voltage is guaranteed at a maximum of 1.2V at 800mA, decreasing at lower load currents. On chip trimming adjusts the reference/output voltage to within \pm 1%. Current limit is also trimmed in order to minimize the stress on both the regulator and the power source circuitry under overload conditions.

The low profile surface mount SOT-223 package allows the device to be used in applications where space is limited. The LT1117 requires a minimum of $10\mu F$ of output capacitance for stability. Output capacitors of this size or larger are normally included in most regulator designs.


Unlike PNP type regulators where up to 10% of the output current is wasted as quiescent current, the quiescent current of the LT1117 flows into the load, increasing efficiency.

TYPICAL APPLICATION

Active Terminator for SCSI-2 Bus




Dropout Voltage (VIN - VOUT)



ABSOLUTE MAXIMUM RATINGS

PACKAGE/ORDER INFORMATION

Input Voltage Specific Specifi
Operating Voltage
LT1117, LT1117-515V
LT1117-2.8510V
Surge Voltage
Surge Voltage LT1117, LT1117-520V
Operating JunctionTemperature Range 0°C to 125°C
Storage Temperature Range 65°C to 150°C
Lead Temperature(See Soldering Methods)



ELECTRICAL CHARACTERISTICS

PARAMETER		CONDITIONS			TYP	MAX	UNITS	
Reference Voltage LT1117		I _{OUT} = 10mA, (V _{IN} - V _{OUT}) = 2V, T _J = 25°C		1.238	1.250	1.262	V	
		$10 \le I_{OUT} \le 800 \text{mA}, 1.4 \text{V} \le (V_{IN} - V_{OUT}) \le 10 \text{V}$	•	1.225	1.250	1.270		
Output Voltage	LT1117-2.85	I _{OUT} = 10mA, V _{IN} = 4.85V, T _J = 25°C		2.820	2.850	2.880	Va V	
	requires a minimum	$0 \le I_{OUT} \le 800 \text{mA}, 4.25 \text{V} \le V_{IN} \le 10 \text{V}$	•	2.790	2.850	2.910		
	bacas tundeO vilid	$0 \le I_{OUT} \le 500 \text{mA}, V_{IN} = 3.95 \text{V}$	•	2.790	2.850	2.910		
egulator designs.	LT1117-5	I _{OUT} = 10mA, V _{IN} = 7V, T _J = 25°C		4.950	5.000	5.050	V	
		$0 \le I_{OUT} \le 800 \text{mA}, 6.50 \text{V} \le V_{IN} \le 12 \text{V}$	•	4.900	5.000	5.100		
Line Regulation	LT1117	$I_{OUT} = 10 \text{mA}, 1.5 \text{V} \le V_{IN} - V_{OUT} \le 15 \text{V} \text{ (Note 1)}$	•		0.035	0.2	%	
ent, the quiescent e load, increasing	LT1117-2.85	$I_{OUT} = 0$ mA, 4.25 V $\leq V_{IN} \leq 10$ V (Note 1)	•		1	6	mV	
	LT1117-5	$I_{OUT} = 0$ mA, 6.5 V $\leq V_{IN} \leq 15$ V (Note 1)	•		1	10		
Load Regulation	LT1117	$(V_{IN} - V_{OUT}) = 3V$, $10mA \le I_{OUT} \le 800mA$ (Note 1)	•		0.1	0.4	%	
	LT1117-2.85	V _{IN} = 4.25V, 0 ≤ I _{OUT} ≤ 800mA (Note 1)	•	district the same	1	10	mV	
	LT1117-5	$V_{IN} = 6.5V, 0 \le I_{OUT} \le 800 \text{mA (Note 1)}$	•	Service i	dan	15		
Dropout Voltage		I _{OUT} = 100mA (Note 2)	•	E STREET SHE	1.00	1.10	V	
		I _{OUT} = 500mA (Note 2)	•		1.05	1.15		
		I _{OUT} = 800mA (Note 2)	•	SOS MILITARY	1.10	1.20		
Current Limit		$(V_{IN} - V_{OUT}) = 5V, T_J = 25^{\circ}C,$		800	950	1200	mA	
Minimum Load Current	LT1117	(V _{IN} - V _{OUT}) = 15V (Note 3)	•		1.7	5	mA	
Quiescent Current	LT1117-2.85	V _{IN} ≤ 10V	•		5	10	mA	
	LT1117-5	V _{IN} ≤ 15V	•		5	10	mA	
Thermal Regulation	de y La Carlon	T _A = 25°C, 30ms Pulse			0.01	0.1	%/W	
Ripple Rejection		f_{RIPPLE} = 120Hz, $(V_{IN} - V_{OUT})$ = 3V, V_{RIPPLE} = 1Vp-p		60	75		dB	
Adjust Pin Current		-1.0 E (-AAA-0 T	•	11/2	55	120	μА	
Adjust Pin Current Change		$10\text{mA} \le I_{OUT} \le 800\text{mA}, 1.4\text{V} \le (V_{IN} - V_{OUT}) \le 10\text{V}$	•	4	0.2	5	μА	
Temperature Stability		The control was to the control of th			0.5	11,491	%	
Long Term Stability		T _A = 125°C, 1000Hrs	0.3			%		
RMS Output Noise		(% of V_{OUT}), $10Hz \le f \le 10kHz$					%	
Thermal Resistance		(Junction to Case, at Tab)	15				°C/W	


The • denotes specifications which apply over the full operating temperature range.


Note 1: See thermal regulation specification for changes in output voltage due to heating effects. Load regulation and line regulation are measured at a constant junction temperature by low duty cycle pulse testing.


Note 2: Dropout voltage is specified over the full output current range of the device. Dropout voltage is defined as the minimum input/output differential measured at the specified output current. Test points and limits are also shown on the Dropout Voltage curve.


Note 3: Minimum load current is defined as the minimum output current required to maintain regulation.


TYPICAL PERFORMANCE CHARACTERISTICS



















TYPICAL PERFORMANCE CHARACTERISTICS











APPLICATION HINTS

The LT1117 family of three terminal regulators are easy to use. They are protected against short circuit and thermal overloads. Thermal protection circuitry will shutdown the regulator should the junction temperature exceed 165°C at the sense point. These regulators are pin compatible with older three terminal adjustable regulators, offer lower dropout voltage and more precise reference tolerance. Reference stability over temperature is improved over older types of regulators.

Stability

The LT1117 family of regulators requires an output capacitor as part of the device frequency compensation. A minimum of $10\mu F$ of tantalum or $50\mu F$ of aluminum electrolytic is required. The ESR of the output capacitor should be less than 0.5Ω . Surface mount tantalum capacitors, which have very low ESR, are available from several manufacturers.



When using the LT1117 adjustable device the adjust terminal can be bypassed to improve ripple rejection. When the adjust terminal is bypassed the required value of the output capacitor increases. The device will require an output capacitor of $22\mu F$ tantalum or $150\mu F$ aluminum electrolytic when the adjust pin is bypassed.

Normally, capacitor values on the order of $100\mu F$ are used in the output of many regulators to ensure good load transient response with large load current changes. Output capacitance can be increased without limit and larger values of output capacitance further improve stability and transient response.

Protection Diodes

In normal operation, the LT1117 family does not need any protection diodes. Older adjustable regulators required protection diodes between the adjust pin and the output and between the output and input to prevent over stressing the die. The internal current paths on the LT1117 adjust pin are limited by internal resistors. Therefore, even with capacitors on the adjust pin, no protection diode is needed to ensure device safety under short circuit conditions. The adjust pin can be driven, on a transient basis, $\pm 25 \mathrm{V}$ with respect to the output without any device degradation.

Diodes between input and output are not usually needed. The internal diode between the output and input pins of the device can withstand microsecond surge currents of 10A to 20A. Normal power supply cycling can not generate currents of this magnitude. Only with extremely large output capacitors, such as 1000µF and larger, and with the input pin instantaneously shorted to ground can damage occur. A crowbar circuit at the input of the LT1117 in combination with a large output capacitor could generate currents large enough to cause damage. In this case a diode from output to input is recommended, as shown in Figure 1.

Output Voltage

The LT1117 develops a 1.25V reference voltage between the output and the adjust terminal (see Figure 2). By placing a resistor between these two terminals, a constant current is caused to flow through R1 and down through R2 to set the overall output voltage. Normally this current is chosen to be the specified minimum load current of 10mA. Because I_{ADJ} is very small and constant when compared to the current through R1, it represents a small error and can usually be ignored. For fixed voltage devices R1 and R2 are included in the device.




Figure 1.




Figure 2. Basic Adjustable Regulator

Load Regulation as see Judico bus Judic asserted as body

Because the LT1117 is a three terminal device, it is not possible to provide true remote load sensing. Load regulation will be limited by the resistance of the wire connecting the regulator to the load. The data sheet specification for load regulation is measured at the output pin of the device. Negative side sensing is a true Kelvin connection, with the bottom of the output divider returned to the negative side of the load. Although it may not be immediately obvious, best load regulation is obtained when the top of the resistor divider (R1) is returned directly to the output pin of the device, not to the load. This is illustrated in Figure 3. Connected as shown, Rp is not multiplied by the divider ratio. If R1 were connected to the load, the effective resistance between the regulator and the load would be:




Figure 3. Connections for Best Load Regulation

For fixed voltage devices the top of R1 is internally Kelvin connected, and the ground pin can be used for negative side sensing.

Thermal Considerations

LT1117 series regulators have internal thermal limiting circuitry designed to protect the device during overload conditions. For continuous normal load conditions however, the maximum junction temperature rating of 125°C must not be exceeded. It is important to give careful consideration to all sources of thermal resistance from junction to ambient. For the SOT-223 package, which is

designed to be surface mounted, additional heat sources mounted near the device must also be considered. Heat sinking is accomplished using the heat spreading capability of the PC board and its copper traces. The thermal resistance of the LT1117 is 15°C/W from the junction to the tab. Thermal resistances from tab to ambient can be as low as 30°C/W. The total thermal resistance from junction to ambient can be as low as 45°C/W. This requires a reasonable sized PC board with at least one layer of copper to spread the heat across the board and couple it into the surrounding air. Experiments have shown that the heat spreading copper layer does not need to be electrically connected to the tab of the device. The PC material can be very effective at transmitting heat between the pad area. attached to the tab of the device, and a ground plane layer either inside or on the opposite side of the board. Although the actual thermal resistance of the PC material is high, the Length/ Area ratio of the thermal resistor between layers is small. The data in Table 1 was taken using 1/16" FR-4 board with 1oz. copper foil. It can be used as a rough guideline in estimating thermal resistance.

Table. 1

Copper Area		Thermal Resistance			
Backside	Board Area	(Junction to Ambien			
2500 Sq. mm	2500 Sq. mm	45°C/W			
2500 Sq. mm	2500 Sq. mm	45°C/W			
2500 Sq. mm	2500 Sq. mm	53°C/W			
2500 Sq. mm	2500 Sq. mm	59°C/W			
1000 Sq. mm	1000 Sq. mm	52°C/W			
0	1000 Sq. mm	55°C/W			
	Backside 2500 Sq. mm 2500 Sq. mm 2500 Sq. mm 2500 Sq. mm 1000 Sq. mm	Backside Board Area 2500 Sq. mm 2500 Sq. mm 1000 Sq. mm 1000 Sq. mm			

^{*} Tab of device attached to topside copper

The thermal resistance for each application will be affected by thermal interactions with other components on the board. Some experimentation will be necessary to determine the actual value.

The power dissipation of the LT1117 is equal to:

$$Pd = (V_{IN} - V_{OUT})(I_{OUT})$$

Maximum junction temperature will be equal to:

T_J = Tambient (Max) + Pd (Thermal Resistance (junction to ambient))

Maximum junction temperature must not exceed 125°C.




Ripple Rejection

The curves for Ripple Rejection were generated using an adjustable device with the adjust pin bypassed. These curves will hold true for all values of output voltage. For proper bypassing, and ripple rejection approaching the values shown, the impedance of the adjust pin capacitor, at the ripple frequency, should be < R1. R1 is normally in the range of 100Ω - 200Ω . The size of the required adjust pin capacitor is a function of the input ripple frequency. At 120Hz, with R1= 100Ω , the adjust pin capacitor should be $> 13\mu$ F. At 10kHz only 0.16μ F is needed.


For fixed voltage devices, and adjustable devices without an adjust pin capacitor, the output ripple will increase as the ratio of the output voltage to the reference voltage (V_{OUT}/V_{REF}) . For example, with the output voltage equal to 5V, the output ripple will be increased by the ratio of 5V/ 1.25V. It will increase by a factor of four. Ripple rejection will be degraded by 12dB from the value shown on the curve.

TYPICAL APPLICATIONS


1.2V-10V Adjustable Regulator



5V Regulator with Shutdown



Remote Sensing




4



TYPICAL APPLICATIONS


Adjusting Output Voltage of Fixed Regulators




* OPTIONAL IMPROVES RIPPLE REJECTION

T1117 • TAO


Regulator with Reference



Battery Charger



Battery Backed Up Regulated Supply



4


TYPICAL APPLICATIONS

Improving Ripple Rejection


VIN + HOUSE RIPPLE REJECTION. X_c SHOULD BE \sim R1 AT RIPPLE FREQUENCY

Improving Ripple Rejection

VIN \downarrow 17117-TA14




High Efficiency Dual Linear Supply




TYPICAL APPLICATIONS


High Efficiency Dual Supply



High Efficiency Regulator




Low Dropout Negative Supply



4

BLOCK DIAGRAM




SOLDERING METHODS

The SOT-223 is manufactured with gull wing leadform for surface mount applications. The leads and heatsink are solder plated and allow easy soldering using non-active or mildly active fluxes. The package is constructed with three leads exiting one side of the package and one heatsink exiting the other side, and the die attached to the heatsink internally.

The recommended methods of soldering SOT-223 are: vapor phase reflow and infrared reflow with preheat of component to within 65°C of the solder temperature. Hand soldering and wave soldering are not recommended since these methods can easily damage the part with excessive thermal gradients across the package.

Care must be exercised during surface mount to minimize large (> 30°C per second) thermal shock to the package.



4



Low Dropout Regulator Driver

FEATURES

- Extremely Low Dropout
- Low Cost
- Fixed 5V Output, Trimmed to ±1%
- 700µA Quiescent Current
- 3-Pin TO-92 Package
- 1mV Line Regulation
- 5mV Load Regulation
- Thermal Limit
- 4A Output Current Guaranteed

DESCRIPTION


The LT1123 is a 3-pin bipolar device designed to be used in conjunction with a discrete PNP power transistor to form an inexpensive low dropout regulator. The LT1123 consists of a trimmed bandgap reference, error amplifier, and a driver circuit capable of sinking up to 125mA from the base of the external PNP pass transistor. The LT1123 is designed to provide a fixed output voltage of 5V.

The drive pin of the device can pull down to 2V at 125mA (1.4V at 10mA). This allows a resistor to be used to reduce the base drive available to the PNP and minimize the power dissipation in the LT1123. The drive current of the LT1123 is folded back as the feedback pin approaches ground to further limit the available drive current under short circuit conditions.


Total quiescent current for the LT1123 is only $700\mu A$. The device is available in a low cost TO-92 package.

TYPICAL APPLICATION

5V Low Dropout Regulator




Dropout Voltage



ABSOLUTE MAXIMUM RATINGS

PACKAGE/ORDER INFORMATION




ELECTRICAL CHARACTERISTICS


PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Feedback Voltage	I _{DRIVE} = 10mA, T _J = 25°C		4.90	5.00	5.10	V
he drive current of the LT1122 is ack pin approaches ground to	DILIN 7 IDKINE 7 LOOLIN	•	4.80	5.00	5.20	V
Feedback Pin Bias Current	$V_{FB} = 5.00V, \ 2V \le V_{DRIVE} \le 15V$	•		300	500	μА
Drive Current	$\begin{array}{c} V_{FB} = 5.20V, \ 2V \leq V_{DRIVE} \leq 15V \\ V_{FB} = 4.80V, V_{DRIVE} = 3V \\ V_{FB} = 0.5V, V_{DRIVE} = 3V, \leq T_J \leq 100 ^{\circ}C \end{array}$	•	125 25	0.45 170 100	1.0 150	mA
Drive Pin Saturation Voltage	I _{DRIVE} = 10mA, V _{FB} = 4.5V I _{DRIVE} = 125mA, V _{FB} = 4.5V			1.4 2.0		V
Line Regulation	5V < V _{DRIVE} < 20V	•		1.0	±20	mV
Load Regulation	ΔI _{DRIVE} = 10 to 100mA	•	I IA	-5	-50	mV
Temperature Coefficient of V _{OUT}				0.2		mV/°C

The • indicates specifications which apply over the full operating temperature range.

SIMPLIFIED BLOCK DIAGRAM



TYPICAL PERFORMANCE CHARACTERISTICS



FUNCTIONAL DESCRIPTION

The LT1123 is a three pin device designed to be used in conjunction with a discrete PNP transistor to form an inexpensive ultra-low dropout regulator. The device incorporates a trimmed 5V bandgap reference, error amplifier, a current-limited Darlington driver, and an internal thermal limit circuit. The internal circuitry connected to the drive pin is designed to function at the saturation voltage of the Darlington driver. This allows a resistor to be

inserted in series with the drive pin. This resistor is used to limit the base drive to the PNP and also to limit the power dissipation in the LT1123. The value of this resistor will be defined by the operating requirements of the regulator circuit. The LT1123 is designed to sink a minimum of 125mA of base current. This is sufficient base drive to form a regulator circuit which can supply output currents up to 4A at a dropout voltage of less than 0.75V.

PIN FUNCTIONS

Drive Pin: The drive pin serves two functions. It provides current to the LT1123 for its internal circuitry including startup, bias, current limit, thermal limit and a portion of the base drive current for the output Darlington. The sum total of these currents ($450\mu A$ typical) is equal to the minimum drive current. This current is listed in the specifications as Drive Current with $V_{FB}=5.2V$. This is the minimum current required by the drive pin of the LT1123.

The second function of the drive pin is to sink the base drive current of the external PNP pass transistor. The available drive current is specified for two conditions. Drive current with $V_{FB}=4.80 \rm V$ gives the range of current available under nominal operating conditions, when the device is regulating. Drive current with $V_{FB}=0.5 \rm V$ gives the range of drive current available with the feedback pin pulled low as it would be during startup or during a short circuit fault. The drive current available when the feedback pin is pulled low is less than the drive current available when the device is regulating ($V_{FB}=5 \rm V$). This can be seen in the curve of Drive Current vs V_{FB} Voltage in the Typical Performance Characteristic curves. This can provide some foldback in the current limit of the regulator circuit.

All internal circuitry connected to the drive pin is designed to operate at the saturation voltage of the Darlington output driver (1.4 - 2V). This allows a resistor to be inserted between the base of the external PNP device and the drive pin. This resistor is used to limit the base drive to the external PNP below the value set internally by the LT1123, and also to help limit power dissipation in the LT1123. The operating voltage range of this pin is from OV to 30V. Pulling this pin below ground by more than one V_{BE} will forward bias the substrate diode of the device. This condition can only occur if the power supply leads are reversed and will not damage the device if the current is limited to less than 200mA.

Feedback Pin (V_{FB}): The feedback pin also serves two functions. It provides a path for the bias current of the reference and error amplifier and contributes a portion of the drive current for the Darlington output driver. The sum total of these currents is the Feedback Pin Bias Current (300 μ A typical). The second function of this pin is to provide the voltage feedback to the error amplifier.

APPLICATIONS INFORMATION

The LT1123 is designed to be used in conjunction with an external PNP transistor. The overall specifications of a regulator circuit using the LT1123 and an external PNP will be heavily dependent on the specifications of the external PNP. While there are a wide variety of PNP transistors available that can be used with the LT1123, the specifications given in typical transistor data sheets are of little use in determining overall circuit performance.

Linear Technology has solved this problem by cooperating with Motorola to design and specify the MJE1123. This transistor is specifically designed to work with the LT1123 as the pass element in a low dropout regulator. The specifications of the MJE1123 reflect the capability of the LT1123. For example, the dropout voltage of the MJE1123 is specified up to 4A collector current with base drive currents that the LT1123 is capable of generating (20mA

to 120mA). Output currents up to 4A with dropout voltages less than 0.75V can be guaranteed.

The following sections describe how specifications can be determined for the basic regulator. The charts and graphs are based on the combined characteristics of the LT1123 and the MJE1123. Formulas are included that will enable the user to substitute other transistors that have been characterized. A chart is supplied that lists suggested resistor values for the most popular range of input voltages and output current.

BASIC REGULATOR CIRCUIT

The basic regulator circuit is shown in Figure 1. The LT1123 senses the voltage at its feedback pin and drives the base of the PNP (MJE1123) in order to maintain the

output at 5V. The drive pin of the LT1123 can only sink current; R_B is required to provide pullup on the base of the PNP. R_B must be sized so that the voltage drop caused by the minimum drive pin current is less than the emitter/base voltage of the external PNP at light loads. The recommended value for R_B is $620\Omega.$ For circuits that are required to run at junction temperatures in excess of 100°C the recommended value of R_B is $300\Omega.$




Figure 1. Basic Regulator Circuit

 R_D is used to limit the drive current available to the PNP and to limit the power dissipation in the LT1123. Limiting the drive current to the PNP will limit the output current of the regulator which will minimize the stress on the regulator circuit under overload conditions. R_D is chosen based on the operating requirements of the circuit, primarily dropout voltage and output current.

DROPOUT VOLTAGE

The dropout voltage of an LT1123 based regulator circuit is determined by the V_{CE} saturation voltage of the discrete PNP when it is driven with a base current equal to the available drive current of the LT1123. The LT1123 can sink up to 150mA of base current (150mA typ., 125mA min.) when output voltage is up near the regulating point (5V). The available drive current of the LT1123 can be reduced by adding a resistor (R_D) in series with the drive pin (see the section below on current limit). The MJE1123 is specified for dropout voltage $(V_{CE}\,\text{sat.})$ at several values of output current and up to 120mA of base drive current. The chart below lists the operating points that can be guaran-

Dropout Voltage

		DROPOUT	VOLTAGE
DRIVE CURRENT	OUTPUT CURRENT	TYP	MAX
20mA	1A	0.16V	0.3V
50mA	using the AT JET 128 a	0.13V	0.25V
su unotini/ tunad	2A	0.25V	0.4V
120mA	1A	0.2V	0.35V
VID TO AMUS .	4A	0.45V	0.75V




Figure 2. Maximum Dropout Voltage




Figure 3. Dropout Voltage vs Temperature

teed by the combined data sheets of the LT1123 and MJE1123. Figure 2 illustrates the chart in graphic form. Although these numbers are only guaranteed by the data sheet at 25°C, Dropout Voltage vs Temperature (Figure 3) clearly shows that the dropout voltage is nearly constant over a wide temperature range.

SELECTING RD

In order to select R_D the user should first choose the value of drive current that will give the required value of output current. For circuits using the MJE1123 as a pass transistor this can be done using the graph of Dropout Voltage vs Output Current (Figure 2). For example, 20mA of drive current will guarantee a dropout voltage of 0.3V at 1A of output current. For circuits using transistors other than the MJE1123 the user must characterize the transistor to determine the drive current requirements. In general it is recommended that the user choose the lowest value of drive current that will satisfy the output current requirements. This will minimize the stress on circuit components during overload conditions.

Figure 4 can be used to select the value of R_D based on the required drive current and the minimum input voltage. Curves are shown for 20mA, 50mA, and 120mA drive current corresponding to the specified base drive currents for the MJE1123. The data for the curves was generated using the following formula:

$$R_D = (V_{IN} - V_{BE} - V_{DRIVE})/(I_{DRIVE} + 1mA)$$

where V_{IN} = the minimum input voltage to the circuit V_{BE} = the maximum emitter/base voltage of the PNP pass transistor

V_{DRIVE} = the maximum Drive pin voltage of the LT1123

 I_{DRIVE} = the minimum drive current required The current through R_B is assumed to be 1mA




Figure 4. R_D Resistor Value

The following assumptions were made in calculating the data for the curves. Resistors are 5% tolerance and the values shown on the curve are nominal.

For 20mA drive current assume:

$$V_{BE} = 0.95V$$
 at $I_{C} = 1A$
 $V_{DRIVE} = 1.75V$

For 50mA drive current assume:

$$V_{BE} = 1.2V$$
 at $I_C = 2A$
 $V_{DRIVE} = 1.9V$

For 120mA drive current assume:

$$V_{BE} = 1.4V \text{ at } I_{C} = 4A$$

 $V_{DRIVE} = 2.1V$

The R_D Selection Chart lists the recommended values for R_D for the most useful range of input voltage and output current. The chart includes a number for power dissipation for the LT1123 and R_D .

Rn Selection Chart

INPUT VOLTAGE	OUTPUT CURRENT: DROPOUT VOLTAGE:	0 – 1A 0.3V	0 – 2A 0.4V	0 – 4A 0.75V
5.5V	RD	120Ω	43Ω	en er fil
	Power (LT1123)	0.05W	0.14W	III. U I <u>. U</u> III.
	Power (R _D)	0.12W	0.32W	sviil <u>a</u> n
6.0V	R _D	150Ω	51Ω	20Ω
	Power (LT1123)	0.05W	0.15W	0.37W
	Power (R _D)	0.13W	0.35W	0.76W
7.0V	R _D	180Ω	75Ω	27Ω
	Power (LT1123)	0.06W	0.14W	0.38W
	Power (R _D)	0.16W	0.36W	0.89W
8.0V	R _D	240Ω	91Ω	36Ω
	Power (LT1123)	0.06W	0.15W	0.38W
	Power (R _D)	0.17W	0.42W	0.97W
9.0V	RD	270Ω	110Ω	43Ω
	Power (LT1123)	0.20W	0.16W	0.41W
	Power (R _D)	0.07W	0.47W	1.11W
10.0V	R _D	330Ω	130Ω	51Ω
	Power (LT1123)	0.22W	0.17W	0.43W
	Power (R _D)	0.07W	0.52W	1.25W

Note that in some conditions R_D may be replaced with a short. This is possible in circuits where an overload is unlikely and the input voltage and drive requirements are low. See the section on Thermal Considerations for more information.

CURRENT LIMIT

For regulator circuits using the LT1123, current limiting is achieved by limiting the base drive to the external PNP pass transistor. This means that the actual system current limit will be a function of both the current limit of the LT1123 and the Beta of the external PNP. Beta-based current limit schemes are normally not practical because of uncertainties in the Beta of the pass transistor. Here the drive characteristics of the LT1123 combined with the Beta characteristics of the MJE1123 can provide reliable Beta-based current limiting. This is shown in Figure 5 where the current limit of 30 randomly selected transistors is plotted. The spread of current limit is reasonably well controlled.




Figure 5. Short Circuit Current for 30 Random Devices




Figure 6. MJE1123 I_C vs I_B

The curve in Figure 6 can be used to determine the range of current limit of an LT1123 regulator circuit using an MJE1123 as a pass transistor. The curve was generated using the Beta versus I_C curve of the MJE1123. The minimum and maximum value curves are extrapolated from the minimum and maximum Beta specifications.

THERMAL CONSIDERATIONS

The thermal characteristics of three components need to be considered; the LT1123, the pass transistor, and $R_{\text{D}}.$ Power dissipation should be calculated based on the worst case conditions seen by each component during normal operation.

The worst case power dissipation in the LT1123 is a function of drive current, supply voltage, and the value of $R_D.$ Worst case dissipation for the LT1123 occurs when the drive current is equal to approximately one half of its maximum value. Figure 7 plots the worst case power dissipation in the LT1123 versus R_D and $V_{\mbox{\scriptsize IN}}.$ The graph was generated using the following formula:

$$P_{D} = \frac{(V_{IN} - V_{BE})^{2}}{4R_{D}}; R_{D} > 10\Omega$$

where V_{BE} = the emitter/base voltage of the PNP pass transistor (assumed to be 0.6V)

For some operating conditions R_D may be replaced with a short. This is possible in applications where the operating




Figure 7. Power in LT1123

requirements (input voltage and drive current) are at the low end and the output will not be shorted. For $R_D = 0$ the following formula may be used to calculate the maximum power dissipation in the LT1123.

$$P_D = (V_{IN} - V_{BE})(I_{DRIVE})$$

where V_{IN} = maximum input voltage V_{BE} = emitter/base voltage of PNP I_{DRIVE} = required maximum drive current

The maximum junction temperature rise above ambient for the LT1123 will be equal to the worst case power dissipation multiplied by the thermal resistance of the device. The thermal resistance of the device will depend upon how the device is mounted, and whether a heat sink is used. Measurements show that one of the most effective ways of heat sinking the TO-92 package is by utilizing the PC board traces attached to the leads of the package. The table below lists several methods of mounting and the measured value of thermal resistance for each method. All measurements were done in still air.

	THERMAL SISTANCE
Package alone	220°C/W
Package soldered into PC board with plated through	
holes only	.175°C/W
Package soldered into PC board with 1/4 sq. in. of copper trace	
per lead	145°C/W
Package soldered into PC board with plated through holes in	
board, no extra copper trace, and a clip-on type heat sink:	
Thermalloy type 2224B	160°C/W
Aavid type 5754	135°C/W

The maximum operating junction temperature of the LT1123 is 125°C. The maximum operating ambient temperature will be equal to 125°C minus the maximum junction temperature rise above ambient.

The worst case power dissipation in R_D needs to be calculated so that the power rating of the resistor can be determined. The worst case power in the resistor will occur when the drive current is at a maximum. Figure 8 plots the required power rating of R_D versus supply voltage and resistor value. Power dissipation can be calculated using the following formula:

$$P_{R_D} = \frac{\left(V_{IN} - V_{BE} - V_{DRIVE}\right)^2}{R}$$




Figure 8. Power in RD

where V_{BE} = emitter/base voltage of the PNP pass transistor

 V_{DRIVE} = voltage at the drive pin of the LT1123 = V_{SAT} of the drive pin in the worst case

The worst case power dissipation in the PNP pass transistor is simply equal to:

$$P_{MAX} = (V_{IN} - V_{OUT})(I_{OUT})$$

where
$$V_{IN} = Maximum V_{IN}$$

 $I_{OUT} = Maximum I_{OUT}$

The thermal resistance of the MJE1123 is equal to: 70°C/W Junction to Ambient (no heat sink) 1.67°C/W Junction to Case

The PNP will normally be attached to either a chassis or a heat sink so the actual thermal resistance from junction to ambient will be the sum of the PNP's junction to case thermal resistance and the thermal resistance of the heat sink or chassis. For non-standard heat sinks the user will need to determine the thermal resistance by experiment.

The maximum junction temperature rise above ambient for the PNP pass transistor will be equal to the maximum power dissipation times the thermal resistance, junction to ambient, of the PNP. The maximum operating junction temperature of the MJE1123 is 150°C. The maximum operating ambient temperature for the MJE1123 will be equal to 150°C minus the maximum junction temperature rise.

4

APPLICATIONS INFORMATION

THERMAL LIMITING

The thermal limit of the LT1123 can be used to protect both the LT1123 and the PNP pass transistor. This is accomplished by thermally coupling the LT1123 to the power transistor. There are clip type heat sinks available for the T0-92 package that will allow the LT1123 to be mounted to the same heat sink as the PNP pass transistor. One example is manufactured by IERC (part #RUR67B1CB). The LT1123 should be mounted as close as possible to the PNP. If the output of the regulator circuit can be shorted, heat sinking must be adequate to limit the rate of temperature rise of the power device to approximately 50°C/minute. This can be accomplished with a fairly small heat sink, on the order of 3 – 4 square inches of surface area.

DESIGN EXAMPLE

Given the following operating requirements:

5.5V < V_{IN} < 7V I_{OUTMAX} = 1.5A Max ambient temp. = 70°C V_{OUT} = 5V

1. The first step is to determine the required drive current. This can be found from the Maximum Dropout Voltage curve. 50mA of drive current will guarantee 0.4V dropout at an output current of 2A. This satisfies our requirements.

 $I_{DRIVE} = 50 \text{mA}$

2. The next step is to determine the value of R_D . Based on 50mA of drive current and a minimum input voltage of 5.5V, we can select R_D from the graph of Figure 4. From the graph the value of R_D is equal to 50Ω , so we should use the next lowest 5% value which is 47Ω .

 $R_D = 47\Omega$

3. We can now look at the thermal requirements of the circuit.

Worst case power in the LT1123 will be equal to:

$$\frac{\left(V_{INMAX}-V_{BE}\right)^{2}}{4R_{D}}$$

Given: $V_{IN_{\mbox{\scriptsize MAX}}} = 7V, V_{\mbox{\scriptsize BE}} = 0.6V, R_D = 47\Omega$ Then: $P_{\mbox{\scriptsize MAX}}$ (LT1123) = 0.22W.

Assuming a thermal resistance of 150°C/W, the maximum junction temperature rise above ambient will be equal to $(P_{MAX})(150^{\circ}C/W) = 33^{\circ}C$. The maximum operating junction temperature will be equal to the maximum ambient temperature plus the junction temperature rise above ambient. In this case we have (maximum ambient = 70°C) plus (junction temperature rise = 33°C) is equal to 103°C. This is well below the maximum operating junction temperature of 125°C for the LT1123.

The power rating for R_D can be found from the plot of Figure 8 using $V_{IN} = 7V$ and $R_D = 47\Omega$. From the plot, R_D should be sized to dissipate a minimum of 1/2W.

The worst case power dissipation, for normal operation, in the MJE1123 will be equal to:


$$(V_{IN_{MAX}} - V_{OUT})(I_{OUT_{MAX}}) = (7V - 5V)(1.5A) = 3W$$

The maximum operating junction temperature of the MJE1123 is 150°C. The difference between the maximum operating junction temperature of 150°C and the maximum ambient temperature of 70°C is 80°C. The device must be mounted to a heat sink which is sized such that the thermal resistance from the junction of the MJE1123 to ambient is less than 80°C/3W = 26.7°C/W.


It is recommended that the LT1123 be thermally coupled to the MJE1123 so that the thermal limit circuit of the LT1123 can protect both devices. In this case the ambient temperature for the LT1123 will be equal to the temperature of the heat sink. The heat sink temperature, under normal operating conditions, will have to be limited such that the maximum operating junction temperature of the LT1123 is not exceeded.

Refer to Linear Technology's list of Suggested Manufacturers of Specialized Components for information on where to find the required heat sinks, resistors and capacitors. This listing is available through Linear Technology's marketing department.


Isolated Feedback for Switching Regulators




5V Regulator with Anti-Sat Miminizes Ground Pin Current in Dropout




5V Shunt Regulator or Voltage Clamp




5V/2A Regulator with Remote Sensing




Undervoltage Indicator On for $V_{IN} < (V_Z + 5V)$




Battery Backup Regulator




5V/1A Regulator with Shutdown




5V/1A Regulator with Shutdown




Adjusting V_{OUT}



5V Regulator Powered by Multiple Battery Packs*



Adjusting V_{OUT}





Low Dropout Regulator

FEATURES

- Low Resistance Pass Transistor (0.25Ω)
- Dropout Voltage, 0.75V@3A
- ±1% Reference Voltage
- Accurate Programmable Current Limit
- Shutdown Capability
- Internal Reference Available
- Standard 5-Lead Packages
- Full Remote Sense
- Low Quiescent Current, ≈ 2.5mA
- Good High Frequency Ripple Rejection

DESCRIPTION


The LT1185 is a 3A low dropout regulator with adjustable current limit and remote sense capability. It can be used as a positive output regulator with floating input or as a standard negative regulator with grounded input. The output voltage range is 2.5V to 25V, with $\pm 1\%$ accuracy on the internal reference voltage.

The LT1185 uses a saturation-limited NPN transistor as the pass element. This device gives the linear dropout characteristics of an FET pass element with significantly less die area. High efficiency is maintained by using special anti-saturation circuitry that adjusts base drive to track load current. The "on resistance" is typically 0.25Ω .


Accurate current limit is programmed with a single 1/8W external resistor, with a range of zero to three amperes. A second, fixed internal limit circuit prevents destructive currents if the programming current is accidentally overranged. Shutdown of the regulator output is guaranteed when the program current is less than $1\mu A$, allowing external logic control of output voltage.

The LT1185 has all the protection features of previous LTC regulators, including power limiting and thermal shutdown. The 5-lead TO-3 package is specified for -55° C to 150°C operation and the 5-lead TO-220 is specified over 0°C to 125°C.

5V, 3A Regulator with 3.5A Current Limit



Dropout Voltage




4

ABSOLUTE MAXIMUM RATINGS

Input Voltage	35V
Input-Output Differential	
FB Voltage	
REF Voltage	
Output Voltage	
Output Reverse Voltage	
Operating Ambient Temperature Range	
LT1185M	-55°C to 125°C
LT1185C	
Operating Junction Temperature Range*	
Control Section	
Control Section LT1185M	-55°C to 150°C
LT1185C	0°C to 125°C
Power Transistor Section	
LT1185M	-55°C to 175°C
LT1185C	0°C to 150°C
Storage Temperature	
Lead Temperature (Soldering, 10 sec.)	

^{*}See Application Section for details on calculating operating junction temperature.

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS

Adjustable Version, $V_{IN} = 7.4V$, $V_{OUT} = V_{REF}$, $I_{OUT} = 1$ mA, $R_{LIM} = 4.02$ k, unless otherwise noted.

PARAMETER	CONDITIONS	on agricultured has	MIN	TYP	MAX	UNITS
Reference Voltage (At FB Pin)	and of the same Act	null state	Inemus badi	2.37	0.0 + Ves.0 = p.6 so.	V. International V
Reference Voltage Tolerance (Note 1)	$V_{IN} - V_{OUT} = 5V$			0.3	±1	%
edified dropout voltage; 0.230 + (0.23) (out). comed with a resistor from REF pin to GMD.	$ \begin{aligned} &1\text{mA} \leq I_{\text{OUT}} \leq 3\text{A} \\ &V_{\text{IN}} - V_{\text{OUT}} = 1.2\text{V to } V_{\text{IN}} = 30\text{V} \\ &P \leq 25\text{W (Note 5)} \\ &T_{\text{MIN}} \leq T_{j} = T_{\text{MAX}} \text{ (Note 8)} \end{aligned} $	197			± 2.5	
Feedback Pin Bias Current		•		0.7	2	μА
Dropout Voltage (Note 2)	$I_{OUT} = 0.5A$ $I_{OUT} = 3A$			0.27 0.8	0.37 1.0	V
Load Regulation (Note 6)	$I_{OUT} = 5mA \text{ to } 3A$ $V_{IN} - V_{OUT} = 1.5V \text{ to } 10V$			0.05	0.3	%
Line Regulation (Note 6)	$V_{IN} - V_{OUT} = 1V$ to 20V			0.002	0.01	%/V
Minimum Input Voltage	I _{OUT} = 1A (Note 3) I _{OUT} = 3A			4 4.3		V
Internal Current Limit (See Graph for Guaranteed Curve)	$1.5V \le V_{IN} - V_{OUT} \le 10V$ $V_{IN} - V_{OUT} = 15V$ $V_{IN} - V_{OUT} = 20V$ $V_{IN} - V_{OUT} = 30V$	•	3.3 3.1 2 1.2 0.2	3.6 3 1.7 0.4	4.0 4.2 4 2.6 1.0	A A A A
External Current Limit Programming Constant	$5k \le R_{LIM} \le 15k$, $V_{OUT} = 1V$ (Note 10)	•		15k		Α•Ω



ELECTRICAL CHARACTERISTICS

Adjustable Version, $V_{IN} = 7.4V$, $V_{OUT} = V_{REF}$, $I_{OUT} = 1$ mA, $R_{LIM} = 4.02k$, unless otherwise noted.

PARAMETER	CONDITIONS		4	MIN	TYP	MAX	UNITS
External Current Limit Error	$1A \le I_{LIM} \le 3A$ $R_{LIM} = 15k \bullet A/I_{LIM}$	/\\ T	•		0.02 I _{LIM} 0.04 I _{LIM}	0.06 I _{LIM} + 0.03 0.09 I _{LIM} + 0.05	A A
Quiescent Supply Current	$I_{OUT} = 5mV$ $4V \le V_{IN} \le 25V \text{ (Note 4)}$	708.1.	•		2.5	3.5 402110	mA
Supply Current Change with Load	$V_{IN} - V_{OUT} = V_{SAT}$ (Note 9) $V_{IN} - V_{OUT} \ge 2V$	19201	•	90	25 10	40 25	mA/A mA/A
REF Pin Shutoff Current		7000	•	1	2	7	μΑ
Thermal Regulation (See Applications Information)	$V_{IN} - V_{OUT} = 10V$ $I_{OUT} = 5mA \text{ to } 2A$			*egi	0.005	0.014	%/W
Reference Voltage Temperature Coefficient	(Note 7))°081	01)*83	0.003	0.01	%/°C
Thermal Resistance Junction to Case	TO-3 Control Area Power Transistor TO-220 Control Area Power Transistor	0°851 178°0	of C	7°88 –	n	1 3 93 1018 818 1 3	°C/W · °C/W °C/W

The $\, \bullet \,$ denotes the specifications which apply over the full operating temperature range.

Note 1: Reference voltage is guaranteed both at nominal conditions (no load, 25°C) and at worst case conditions of load, line, power, and temperature. An intermediate value can be calculated by adding the effects of these variables in the actual application. See the Applications Information section of this datasheet.

Note 2: Dropout voltage is tested by reducing input voltage until the output drops 1% below its nominal value. Tests are done at 0.5A and 3A. The power transistor looks basically like a pure resistance in this range so that minimum differential at any intermediate current can be calculated by interpolation; $V_{DROPOUT} = 0.25V + 0.25\Omega \bullet I_{OUT}$. For load current less than 0.5A, see graph.

Note 3: "Minimum input voltage" is limited by base emitter voltage drive of the power transistor section, not saturation as measured in Note 2. For output voltages below 4V, "minimum input voltage" specification may limit dropout voltage before the power transistor saturation limitation.

Note 4: Supply current is measured on the ground pin, and does not include load current, R_{LIM} , or output divider current.

Note 5: The 25W power level is guaranteed for an input-output voltage of 8.3V to 20V. At lower voltages the 3A limit applies, and at higher voltages the internal power limiting may restrict regulator power below 25W. See graphs.

Note 6: Line and load regulation are measured on a pulse basis with a pulse width of ≈ 2ms, to minimize heating. DC regulation will be affected by thermal regulation and temperature coefficient of the reference. See Application Section for details.


Note 7: Guaranteed by design and correlation to other tests, but not tested.


Note 8: $T_{\text{JMIN}} = -55^{\circ}\text{C}$ for the LT1185M and 0°C for the LT1185C. $T_{\text{JMAX}} = 150^{\circ}\text{C}$ for the LT1185M and 125°C for the LT1185C.


Note 9: V_{SAT} is the maximum specified dropout voltage; 0.25V + (0.25) (I_{OUT}). Note 10: Current limit is programmed with a resistor from REF pin to GND pin. The value is $15k\Omega/I_{LIM}$.


4


TYPICAL PERFORMANCE CHARACTERISTICS

















BLOCK DIAGRAM

A simplified block diagram of the LT1185 is shown in Figure 1. A 2.37V bandgap reference is used to bias the input of the error amplifier A1, and the reference amplifier A2. A1 feeds a triple NPN pass transistor stage which has the two driver collectors tied to ground so that the main pass transistor can completely saturate. This topology normally has a problem with unlimited current in Q1 and Q2 when the input voltage is less than the minimum required to create a regulated output. The standard "fix" for this problem is to insert a resistor in series with Q1 and Q2 collectors, but this resistor must be low enough in value to

supply full base current for Q3 under worst case conditions, resulting in very high supply current when the input voltage is low. To avoid this situation, the LT1185 uses an auxiliary emitter on Q3 to create a drive limiting feedback loop which automatically adjusts the drive to Q1 so that the base drive to Q3 is just enough to saturate Q3, but no more. Under saturation conditions, the auxiliary emitter is acting like a collector to shunt away the output current of A1. When the input voltage is high enough to keep Q3 out of saturation, the auxiliary emitter current drops to zero even when Q3 is conducting full load current.




Figure 1. Block Diagram

Amplifier A2 is used to generate an internal current through Q4 when an external resistor is connected from the REF pin to ground. This current is equal to 2.37V divided by R_{LIM} . It generates a current limit sense voltage across R1. The regulator will current limit via A4 when the voltage across R2 is equal to the voltage across R1. These two resistors essentially form a current "amplifier" with a gain of 350/0.055 = 6,360. Good temperature drift is inherent because R1 and R2 are made from the same diffusions. Their ratio, not absolute value, determines current limit. Initial accuracy is enhanced by trimming R1 slightly at wafer level. Current limit is equal to $15k\Omega/R_{LIM}$.

D1 and I1 are used to guarantee regulator shutdown when REF pin current drops below 2μ A. A current less than 2μ A through Q4 causes the + input of A5 to go low and shut down the regulator via D2.

A3 is an internal current limit amplifier which can override the external current limit. It provides "goof proof" protection for the pass transistor. Although not shown, A3 has a non-linear foldback characteristic at input-output voltages above 12V to guarantee safe area protection for Q3. See "Internal Current Limit" graph in the Typical Performance Characteristics of this datasheet.

SETTING OUTPUT VOLTAGE

The LT1185 output voltage is set by two external resistors (see Figure 2). Internal reference voltage is trimmed to 2.37V so that a standard 1% 2.37k resistor (R1) can be used to set divider current at 1mA. R2 is then selected from:

$$R2 = \frac{(V_{OUT} - 2.37) R1}{V_{REF}}$$

for R1 = 2.37k and V_{REF} = 2.37V, this reduces to;

 $R2 = V_{OUT} - 2.37 (k\Omega)$

suggested values of 1% resistors are shown.

V _{OUT}	R2 WHEN R1 = 2.37k
5V	2.67k
5.2V	2.87k
6V	3.65k
12V	9.76k
15V	12.7k

OUTPUT CAPACITOR

The LT1185 has a collector output NPN pass transistor. which makes the open loop output impedance much higher than an emitter follower. Open loop gain is a direct function of load impedance, and causes a main loop "pole" to be created by the output capacitor, in addition to an internal pole in the error amplifier. To ensure loop stability, the output capacitor must have an ESR (effective series resistance) which has an upper limit of 2Ω , and a lower limit of 0.2 divided by the capacitance in μ F. A 2μ F output capacitor, for instance, should have a maximum ESR of 2Ω , and a minimum of $0.2/2 = 0.1\Omega$. These values are easily encompassed by standard solid tantalum capacitors, but occasionally a solid tantalum unit will have abnormally high ESR, especially at very low temperatures. The suggested 2μ F value shown in the circuit applications should be increased to 4.7 µF for -40°C and -55°C designs if the 2µF units cannot be guaranteed to stay below 2Ω at these temperatures.

Although solid tantalum capacitors are suggested, other types can be used if they meet the ESR requirements. Standard aluminum electrolytic capacitors need to be upward of $25\mu F$ in general to hold 2Ω maximum ESR, especially at low temperatures. Ceramic, plastic film, and monolithic capacitors have a problem with ESR being too low. These types should have a 1Ω carbon resistor in series to guarantee loop stability.

The output capacitor should be located close to the regulator (\leq 3") to avoid excessive impedance due to lead inductance. 6" lead length (2 × 3") will generate an extra 0.8 Ω inductive reactance at 1MHz, and unity gain frequency can be up to that value.

For remote sense applications, the capacitor should still be located close to the regulator. Additional capacitance can be added at the remote sense point, but the remote capacitor must be at least $2\mu F$ solid tantalum. It cannot be a low ESR type like ceramic or mylar unless a $0.5\Omega-1\Omega$ carbon resistor is added in series with the capacitor. Logic boards with multiple low ESR bypass capacitors should have a solid tantalum unit added in parallel whose value is approximately five times the combined value of low ESR capacitors.

Large output capacitors (electrolytic or solid tantalum) will not cause the LT1185 to oscillate, but they will cause a damped "ringing" at light load currents where the ESR of the capacitor is several orders of magnitude lower than the load resistance. This ringing only occurs as a result of transient load or line conditions and normally causes no problems because of its low amplitude (≤25mV).

HEAT SINKING

The LT1185 will normally be used with a heatsink. The size of the heatsink is determined by load current, input and output voltage, ambient temperature, and the thermal resistance of the regulator, junction-to-case (θ_{jC}) . The LT1185 has two separate values for θ_{jC} ; one for the power transistor section, and a second, lower value for the control section. The reason for two values is that the power transistor is capable of operating at higher continuous temperatures than the control circuitry. At low power levels, the two areas are at nearly the same temperature, and maximum temperature is limited by the control area. At high power levels, the power transistor will be at a significantly higher temperature than the control area and its maximum operating temperature will be the limiting factor.

To calculate heatsink requirements, you must solve a thermal resistance formula twice, one for the power transistor and one for the control area. The *lowest* value obtained for heatsink thermal resistance must be used. In these equations, two values for maximum junction temperature and junction-to-case thermal resistance are used, as given in the Electrical Specifications.

$$\Theta_{HS} = \frac{T_{jMAX} - T_{AMAX}}{P} - \Theta_{jC} - \Theta_{CHS}$$

 Θ_{HS} = Maximum heatsink thermal resistance.

 Θ_{jC} = LT1185 junction-to-case thermal resistance.

 Θ_{CHS} = Case to heatsink (interface) thermal resistance, including any insulating washers.

T_{JMAX} = LT1185 maximum operating junction temperature. T_{AMAX} = Maximum ambient temperature in customers application.

P = Device dissipation = $(V_{IN} - V_{OUT})(I_{OUT}) + \frac{I_{OUT}}{40}(V_{IN})$. **Example** — A commercial version of the LT1185 in the TO-220 package is to be used with a maximum ambient temperature of 60°C. Output voltage is 5V at 2A. Input voltage can vary from 6V to 10V. Assume an interface resistance of 1°C/W.

First solve for control area, where the maximum junction temperature is 125°C for the TO-220 package, and $\Theta_{iC}\!=\!1^{\circ}\text{C/W}$

$$P = (10V - 5V) (2A) + \frac{2A}{40} (10V) = 10.5W$$

$$\Theta_{HS} = \frac{125^{\circ}C - 60^{\circ}C}{10.5W} - 1^{\circ}C/W - 1^{\circ}C/W = 4.2^{\circ}C/W$$

Next, solve for power transistor limitation, with $T_{jMAX} = 150^{\circ}C$, $\Theta_{iC} = 3^{\circ}C/W$

$$\Theta_{HS} = \frac{150 - 60}{10.5} - 3 - 1 = 4.6$$
°C/W

The lowest number must be used, so heatsink resistance must be less than 4.2° C/W.

Some heatsink datasheets show graphs of heatsink temperature rise vs power dissipation instead of listing a value for thermal resistance. The formula for θ_{HS} can be rearranged to solve for maximum heatsink temperature rise:

$$\Delta T_{HS} = T_{iMAX} - T_{AMAX} - P(\Theta_{iC} + \Theta_{CHS})$$

Using numbers from the previous example;

$$\Delta T_{HS} = 125$$
°C $-60 - 10.5 (1 + 1) = 44$ °C control section $\Delta T_{HS} = 150$ °C $-60 - 10.5 (3 + 1) = 48$ °C power transistor

The smallest rise must be used, so heatsink temperature rise must be less than 44°C at a power level of 10.5W.

For board level applications, where heatsink size may be critical, one is often tempted to use a heatsink which barely meets the requirements. This is permissible *if* correct assumptions were made concerning maximum ambient temperature and power levels. One complicating factor is that local ambient temperature may be somewhat

higher because of the point source of heat. The consequences of excess junction temperature include poor reliability, especially for plastic packages, and the possibility of thermal shutdown or degraded electrical characteristics. The final design should be checked *in situ* with a thermocouple attached to the regulator case under worst case conditions of high ambient, high input voltage, and full load.

What About Overloads?

IC regulators with thermal shutdown, like the LT1185, allow heatsink designs which concentrate on worst case "normal" conditions and ignore "fault" conditions. An output overload or short may force the regulator to exceed its maximum junction temperature rating, but thermal shutdown is designed to prevent regulator failure under these conditions. A word of caution however; thermal shutdown temperatures are typically 175°C in the control portion of the die and 180°C-225°C in the power transistor section. Extended operation at these temperatures can cause permanent degradation of plastic encapsulation. Designs which may be subjected to extended periods of overload should either use the hermetic TO-3 package or increase heatsink size. Foldback current limiting can be implemented to minimize power levels under fault conditions.

EXTERNAL CURRENT LIMIT

The LT1185 requires a resistor to set current limit. The value of this resistor is $15k\Omega$ divided by the desired current limit (in amps). The resistor for 2A current limit would be $15k\Omega/2A = 7.5k\Omega$. Tolerance over temperature is \pm 10%, so current limit is normally set 15% above maximum load current. Foldback limiting can be employed if short circuit currents must be lower than full load current. (See Typical Applications.)


The LT1185 has internal current limiting which will override external curent limit if power in the pass transistor is excessive. The internal limit is $\approx 3.6A$ with a foldback characteristic which is dependent on input-output voltage, not output voltage *per se*. (See Typical Performance Characteristics.)

GROUND PIN CURRENT

Ground pin current for the LT1185 is approximately 2mA plus $I_{OUT}/40$. At $I_{OUT}=3A$, ground pin current is typically 2mA + 3/40=77mA. Worst case guarantees on the ratio of I_{OUT} to ground pin current are contained in the Electrical Specifications.

Ground pin current can be important for two reasons. It adds to power dissipation in the regulator and it can affect load/line regulation if a long line is run from the ground pin to load ground. The additional power dissipation is found by multiplying ground pin current by input voltage. In a typical example, with $V_{\text{IN}}\!=\!8\text{V},\,V_{\text{OUT}}\!=\!5\text{V},\,$ and $I_{\text{OUT}}\!=\!2\text{A},\,$ the LT1185 will dissipate (8V-5V)(2A) = 6W in the pass transistor and (2A/40)(8V) = 0.4W in the internal drive circuitry. This is only a 1.5% efficiency loss, and a 6.7% increase in regulator power dissipation, but these values will increase at higher output voltages.

Ground pin current can affect regulation as shown in Figure 2. Parasitic resistance in the ground pin lead will create a voltage drop which *increases* output voltage as load current is increased. Similarly, output voltage can *decrease* as input voltage increases because the "lout/40" component of ground pin current drops significantly at higher input-output differentials. These effects are small enough to be ignored for local regulation applications, but for remote sense applications, they may need to be considered. 0.4 Ω in the ground lead could cause an output voltage error of up to $(3A/40)(0.4\Omega)=30\text{mV}$, or 0.6% at $V_{\text{OUT}}=5\text{V}$. Note that if the sense leads are connected as shown in Figure 2, with $r_a\approx0\Omega$, this error is a fixed number of millivolts, and does not increase as a function of DC output voltage.



*R1 SHOULD BE CONNECTED DIRECTLY TO GROUND LEAD, NOT TO THE LOAD, SO THAT
r_a≈00. THIS LIMITS THE OUTPUT VOLTAGE ERROR TO (I_{GND}) (r_D). ERRORS CREATED BY r_a

ARE MULTIPLIED BY (1 + R2/R1). MOTE THAT V_{OUT} //CREASES WITH INCREASING GROUND
PIN CLIPBENT BY SHOULD BE CONNECTED DISTANCE TO BE DEMOTE SENSING.

Figure 2. Proper Connection of Positive Sense Lead

SHUTDOWN TECHNIQUES

The LT1185 can be shut down by open-circuiting the REF pin. The current flowing into this pin must be less than $1\mu A$ to guarantee shutdown. Figure 3 details several ways to create the "open" condition, with various logic levels. For variations on these schemes, simply remember that the voltage on the REF pin is 2.4V negative with respect to the ground pin.


OUTPUT OVERSHOOT

Very high input voltage slew rate during startup may cause the LT1185 output to overshoot. Up to 20% overshoot could occur with input voltage ramp-up rate exceeding $1V/\mu$ s. This condition cannot occur with normal 50Hz to 400Hz rectified AC inputs because parasitic resistance and inductance will limit rate of rise even if the power switch is closed at the peak of the AC line voltage. This as-

sumes that the switch is in the AC portion of the circuit. If instead, a switch is placed directly in the regulator input so that a large filter capacitor is precharged, fast input slew rates will occur on switch closure. The output of the regulator will slew at a rate set by current limit and output capacitor size; $dVdt = dV_{LIM}/C_{OUT}$. 3.6A and dV_{CUT} . 3.6A and dV_{CUT} . This overshoot can be reduced to a few hundred millivolts or less by increasing the output capacitor to dV_{CUT} . 3.6V/ dV_{CUT} . 3.6V/ dV_{CUT} .

A second possibility for creating output overshoot is recovery from an output short. Again, the output slews at a rate set by current limit and output capacitance. To avoid overshoot, the ratio I_{LIM}/C_{OUT} should be less than 0.5×10^6 . Remember that load capacitance can be added to C_{OUT} for this calculation. Many loads will have multiple supply bypass capacitors that total more than C_{OUT} .

+ 5V Logic, Positive Regulated Output



+ 5V Logic, Negative Regulated Output




Figure 3. Shutdown Techniques

THERMAL REGULATION

IC regulators have a regulation term not found in discrete designs because the power transistor is thermally coupled to the reference. This creates a shift in the output voltage which is proportional to power dissipation in the regulator.

$$\Delta V_{OUT} = P (K1 + K2 \Theta_{jA})$$

= $(I_{OUT}) (V_{IN} - V_{OUT}) (K1 + K2 \Theta_{jA})$

K1 and K2 are constants. K1 is a fast time constant effect caused by die temperature *gradients* which are established within 50ms of a power change. K1 is specified on the datasheet as thermal regulation, in percent per watt.

K2 is a long time constant term caused by the temperature drift of the regulator reference voltage. It is also specified, but in percent per degree centigrade. It must be multiplied by overall thermal resistance, junction-to-ambient, Θ_{iA} .

As an example, assume a 5V regulator with an input voltage of 8V, load current of 2A, and a total thermal resistance of 4°C/W, including junction-to-case, (use control area specification), interface, and heatsink resistance. K1 and K2, respectively, from the datasheet are 0.014%/W and 0.01%/°C.

$$\Delta V_{OUT} = (2A) (8V-5V) (0.014 + 0.01 • 4)$$

= 0.32%

This shift in output voltage could be in either direction because K1 and K2 can be either positive or negative.

Thermal regulation is already included in the worst case reference specification.


OUTPUT VOLTAGE REVERSAL

Some IC regulators suffer from a latch-up state when their output is forced to a reverse voltage of as little as one diode drop. The latch-up state can be triggered without a fault condition when the load is connected to an opposite polarity supply instead of to ground. If the second supply is turned-on first, it will pull the output of the first supply to a reverse voltage through the load. The first supply may then latch-off when turned on. This problem is particularly annoying because the diode clamps which should always be used to protect against polarity reversal do not usually stop the latch-up problem.


The LT1185 is designed to allow output reverse polarity of several volts without damage or latch-up, so that a simple diode clamp can be used.




Foldback Current Limiting




Auxiliary + 12V Low Dropout Regulator for Switching Supply




Low Input Voltage Monitor Tracks Dropout Characteristic







Logic Controlled 3A Low Side Switch with Fault Protection



Improved High Frequency Ripple Rejection



C3 IMPROVES HIGH FREQUENCY RIPPLE REJECTION BY 6dB AT V_{OUT} = 5V, AND BY 14dB AT V_{OUT} = 12V. C1 IS INCREASED TO 4.7 μ F TO ENSURE GOOD LOOP STABILITY WHEN C3 IS USED.



4-100



SECTION 4—POWER PRODUCTS

DOWED	AND	MOTOD	CONTROL
PUWEN	ANU	MUTUN	CONTROL

LT1241–45, High Speed Current Mode Pulse Width Modulators	4-102
LT1246, 1MHz Off-Line Current Mode PWM	4-122
	4-134
LT1432, 5V High Efficiency Step-Down Switching Regulator Controller	4-145

4



Half Bridge N-Channel Power MOSFET Driver

FEATURES

- Drives Gate of Top Side MOSFET Above V+
- Operates at Supply Voltages from 5V to 30V
- 150ns Transition Times Driving 3000pF
- Adaptive Non-Overlap Gate Drives
- Continuous Current Limit Protection
- Auto Shutdown and Retry Capability
- Internal Charge Pump for DC Operation
- Built-In Gate Voltage Protection
- Compatible with Current-Sensing MOSFETs
- TTL/CMOS Input Levels
- Fault Output Indication

APPLICATIONS

- PWM of High Current Inductive Loads
- Half Bridge and Full Bridge Motor Control
- Synchronous Step-Down Switching Regulators
- Three-Phase Brushless Motor Drive
- High Current Transducer Drivers
- Battery Operated Logic-Level MOSFETs


DESCRIPTION

A single input pin on the LT1158 synchronously controls two N-channel power MOSFETs in a totem pole configuration. Unique adaptive protection against shoot-through currents eliminates all matching requirements for the two MOSFETs. This greatly eases the design of high efficiency motor control and switching regulator systems.

A continuous current limit loop in the LT1158 regulates short-circuit current in the top power MOSFET. Higher start-up currents are allowed as long as the MOSFET V_{DS} does not exceed 1.2V. By returning the fault output to the enable input, the LT1158 will automatically shut down in the event of a fault and retry when an internal pullup current has recharged the enable capacitor.

An on-chip charge pump is switched in when needed to turn on the top N-channel MOSFET continuously. Special circuitry ensures that the top side gate drive is safely maintained in the transition between PWM and DC operation. The gate to source voltages are internally limited to 14.5V when operating at higher supply voltages.

TYPICAL APPLICATION






ABSOLUTE MAXIMUM RATINGS

Supply Voltage (Pins 2, 10)	36V
Boost Voltage (Pin 16)	
Continuous Output Currents (Pins 1, 9,	
Sense Voltages (Pins 11, 12)	5V to V ⁺ +5V
Top Source Voltage (Pin 13)	$-5V$ to V^++5V
Boost to Source Voltage (V16 - V13)	
Operating Temperature Range	
LT1158C	0°C to 70°C
LT1158I	40°C to 85°C
Junction Temperature (Note 1)	
LT1158C	125°C
LT1158I	
Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 10 sec.)	300°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS Test Circuit, $T_A = 25^{\circ}C$, $V^+ = V16 = 12V$, V11 = V12 = V13 = 0V, Pins 1 and 4 open, Gate Feedback pins connected to Gate Drive pins unless otherwise specified.

SYMBOL	BOL PARAMETER CONDITIONS			MIN	LT1158 TYP	MAX	MIN	LT115	BC MAX	UNITS
l ₂ + l ₁₀	DC Supply Current (Note 2)	V ⁺ = 30V, V16 = 15V, V4 = 0.5V V ⁺ = 30V, V16 = 15V, V6 = 0.8V V ⁺ = 30V, V16 = 15V, V6 = 2V	ti i	4.5	2.2 7 13	3 10 18	4.5	2.2 7 13	3 10 18	mA mA mA
116	Boost Current	V ⁺ = V13 = 30V, V16 = 45V, V6 = 0.8V			3	4.5	Tugui	3	4.5	mA
V6	Input Threshold			0.8	1.4	2	0.8	1.4	2	V
16	Input Current	V6 = 5V			5	15	TUPIAT 1	5	15	μΑ
V4	Enable Low Threshold	V6 = 0.8V, Monitor V9		0.9	1.15	1.4	0.85	1.15	1.4	V
ΔV4	Enable Hysteresis	V6 = 0.8V, Monitor V9		1.3	1.5	1.7	1.2	1.5	1.8	V
14	Enable Pullup Current	V4 = 0V		15	25	35	15	25	35	μА
V15	Charge Pump Voltage	V ⁺ = 5V, V6 = 2V, Pin 16 open, V13 → 5V V ⁺ = 30V, V6 = 2V, Pin16 open, V13 → 30V		9 40	11 43	47	9 40	11 43	47	V
V9	Bottom Gate "ON" Voltage	V ⁺ = V16 = 18V, V6 = 0.8V		12	14.5	17	12	14.5	17	V
V1	Boost Drive Voltage	V ⁺ = V16 = 18V, V6 = 0.8V, 100mA Pulsed Load		12	14.5	17	12	14.5	17	V

ELECTRICAL CHARACTERISTICS Test Circuit, $T_A = 25^{\circ}C$, $V^+ = V16 = 12V$, V11 = V12 = V13 = 0V, Pins 1 and 4 open, Gate Feedback pins connected to Gate Drive pins unless otherwise specified.

SYMBOL	PARAMETER	Vac			LT1158I			LT1158C		
		CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
V14 - V13	Top Turn-Off Threshold	V ⁺ = V16 = 5V, V6 = 0.8V		1	1.75	2.5	2119	1.75	2.5	V
V8	Bottom Turn-Off Threshold	V ⁺ = V16 = 5V, V6 = 2V	-	1	1.5	2	1) 101	1.5	2	2 N
15	Fault Output Leakage	V ⁺ = 30V, V16 = 15V, V6 = 2V		(8	0.1	IV1 sc	Voita	0.1	10180	μА
V5	Fault Output Saturation	V ⁺ = 30V, V16 = 15V, V6 = 2V, I5 = 10mA			0.5	nafi n	tutere	0.5	1	sian V
V12 - V11	Fault Conduction Threshold	V ⁺ = 30V, V16 = 15V, V6 = 2V, I5 = 100μA	10/20	90	110	130	85	110	135	m\
V12 – V11	Current Limit Threshold	V ⁺ = 30V, V16 = 15V, V6 = 2V, Closed Loop		130 120	150	170 180	120 120	150	180 180	mV mV
V12 – V11	Current Limit Inhibit V _{DS} Threshold	V ⁺ = V12 = 12V, V6 = 2V, Decrease V11 until V15 goes low		1.1	1.25	1.4	1.1	1.25	1.4	V
t _R	Top Gate Rise Time	Pin 6 (+) Transition, Meas. V15 - V13 (Note 3)			130	250	emite	130	250	ns
t _D	Top Gate Turn-Off Delay	Pin 6 (-) Transition, Meas. V15 - V13 (Note 3)		7 59	350	550	1219	350	550	ns
t _F	Top Gate Fall Time	Pin 6 (-) Transition, Meas. V15 - V13 (Note 3)			120	250		120	250	ns
t _R	Bottom Gate Rise Time	Pin 6 (-) Transition, Meas. V9 (Note 3)			130	250		130	250	ns
t _D	Bottom Gate Turn-Off Delay	Pin 6 (+) Transition, Meas. V9 (Note 3)			200	400		200	400	ns
t _F	Bottom Gate Fall Time	Pin 6 (+) Transition, Meas. V9 (Note 3)	•		100	200		100	200	ns


The ullet denotes specifications that apply over the full operating temperature range.


Note 1: T_J is calculated from the ambient temperature T_A and power dissipation P_D according to the following formulas:


LT1158IN, LT1158CN: $T_J = T_A + (P_D \times 70^{\circ}\text{C/W})$ LT1158IS, LT1158CS: $T_J = T_A + (P_D \times 110^{\circ}\text{C/W})$ **Note 2:** Dynamic supply current is higher due to the gate charge being delivered at the switching frequency. See typical performance characteristics and applications information.

Note 3: Gate rise times are measured from 2V to 10V, delay times are measured from the input transition to when the gate voltage has decreased to 10V, and fall times are measured from 10V to 2V.


TYPICAL PERFORMANCE CHARACTERISTICS











TYPICAL PERFORMANCE CHARACTERISTICS


























TYPICAL PERFORMANCE CHARACTERISTICS







PIN FUNCTIONS

Pin 1 (Boost Drive): Recharges and clamps the bootstrap capacitor to 14.5V higher than pin 13 via an external diode.

Pin 2 (V⁺): Main supply pin; must be closely decoupled to the ground pin 7.

Pin 3 (Bias): Decouple point for the internal 2.6V bias generator. *Pin 3 cannot have any external DC loading.*

Pin 4 (Enable): When left open, the LT1158 operates normally. Pulling pin 4 low holds both MOSFETs off regardless of the input state.

Pin 5 (Fault): Open collector NPN output which turns on when V12 – V11 exceeds the fault conduction threshold.

Pin 6 (Input): Taking pin 6 high turns the top MOSFET on and bottom MOSFET off; pin 6 low reverses these states. An input latch captures each low state, ignoring an ensuing high until pin 13 has gone below 2.6V.

Pin 8 (Bottom Gate Feedback): Must connect directly to the bottom power MOSFET gate. The top MOSFET turnon is inhibited until pin 8 has discharged to 1.5V. A holdon current source also feeds the bottom gate via pin 8.

Pin 9 (Bottom Gate Drive): The high current drive point for the bottom MOSFET. When a gate resistor is used, it is inserted between pin 9 and the gate of the MOSFET.

Pin 10 (V^+): Bottom side driver supply; must be connected to the same supply as pin 2.

Pin 11 (Sense Negative): The floating reference for the current limit comparator. Connects to the low side of a current shunt or Kelvin lead of a current-sensing MOSFET. When pin 11 is within 1.2V of V⁺, current limit is inhibited.

Pin 12 (Sense Positive): Connects to the high side of the current shunt or sense lead of a current-sensing MOSFET. A built-in offset between pins 11 and 12 in conjunction with R_{SENSE} sets the top MOSFET short-circuit current.


Pin 13 (Top Source): Top side driver return; connects to MOSFET source and low side of the bootstrap capacitor.

Pin 14 (Top Gate Feedback): Must connect directly to the top power MOSFET gate. The bottom MOSFET turn-on is inhibited until V14 – V13 has discharged to 1.75V. An onchip charge pump also feeds the top gate via pin 14.


Pin 15 (Top Gate Drive): The high current drive point for the top MOSFET. When a gate resistor is used, it is inserted between pin 15 and the gate of the MOSFET.

Pin 16 (Boost): Top side driver supply; connects to the high side of the bootstrap capacitor and to a diode either from supply $(V^+ < 10V)$ or from pin 1 $(V^+ > 10V)$.

FUNCTIONAL DIAGRAM



TEST CIRCUIT



OPERATION (Refer to Functional Diagram)

The LT1158 self-enables via an internal $25\mu A$ pullup on the enable pin 4. When pin 4 is pulled down, much of the input logic is disabled, reducing supply current to 2mA. With pin 4 low, the input state is ignored and both MOSFET gates are actively held low. With pin 4 enabled, one or the other of the 2 MOSFETs is turned on, depending on the state of the input pin 6: high for top side on, and low for bottom side on. The 1.4V input threshold is regulated and has 200mV of hysteresis.

In order to allow operation over 5V to 30V nominal supply voltages, an internal bias generator is employed to furnish constant bias voltages and currents. The bias generator is decoupled at pin 3 to eliminate any effects from switching transients. *No DC loading is allowed on pin 3*.

The top and bottom gate drivers in the LT1158 each utilize two gate connections: 1) A gate drive pin, which provides the turn-on and turn-off currents through an optional series gate resistor; and 2) A gate feedback pin which connects directly to the gate to monitor the gate-to-source voltage and supply the DC gate sustaining current.

Whenever there is an input transition on pin 6, the LT1158 follows a logical sequence to turn off one MOSFET and turn on the other. First, turn-off is initiated, then VGS is monitored until it has decreased below the turn-off threshold, and finally the other gate is turned on. An input latch gets reset by every low state at pin 6, but can only be set if the top source pin has gone low, indicating that there will be sufficient charge in the bootstrap capacitor to safely turn on the top MOSFET.

In order to conserve power, the gate drivers only provide turn-on current for up to $2\mu s$, set by internal one-shot circuits. Each LT1158 driver can deliver 500mA for $2\mu s$, or 1000nC of gate charge — more than enough to turn on multiple MOSFETs in parallel. Once turned on, each gate is held high by a DC gate sustaining current: the bottom gate by a 100 μA current source, and the top gate by an on-chip charge pump running at approximately 500kHz.

The floating supply for the top side driver is provided by a bootstrap capacitor between the boost pin 16 and top source pin 13. This capacitor is recharged each time pin

OPERATION (Refer to Functional Diagram)

13 goes low in PWM operation, and is maintained by the charge pump when the top MOSFET is on DC. A regulated boost driver at pin 1 employs a source-referenced 15V clamp that prevents the bootstrap capacitor from overcharging regardless of V⁺ or output transients.

The LT1158 provides a current sense comparator and fault output circuit for protection of the top power MOSFET. The

comparator input pins 11 and 12 are normally connected across a shunt in the source of the top power MOSFET (or to a current-sensing MOSFET). When pin 11 is more than 1.2V below V^+ and V12-V11 exceeds the 110mV offset, fault pin 5 begins to sink current. During a short circuit, the feedback loop regulates V12-V11 to 150mV, thereby limiting the top MOSFET current.

APPLICATIONS INFORMATION

Power MOSFET Selection

Since the LT1158 inherently protects the top and bottom MOSFETs from simultaneous conduction, there are no size or matching constraints. Therefore selection can be made based on the operating voltage and $R_{DS(ON)}$ requirements. The MOSFET BV_{DSS} should be at least $2\times V_{SUPPLY}$, and should be increased to $3\times V_{SUPPLY}$ in harsh environments with frequent fault conditions. For the LT1158 maximum operating supply of 30V, the MOSFET BV_{DSS} should be from 60V to 100V.

The MOSFET $R_{DS(ON)}$ is specified at $T_J=25^{\circ}C$ and is generally chosen based on the operating efficiency required as long as the maximum MOSFET junction temperature is not exceeded. The dissipation in each MOSFET is given by:

$$P = D(I_{DS})^{2}(1+\partial)R_{DS}(ON)$$

where D is the duty cycle and $\,$ is the increase in $R_{DS(ON)}$ at the anticipated MOSFET junction temperature. From this equation the required $R_{DS(ON)}$ can be derived:

$$R_{DS(ON)} = \frac{P}{D(I_{DS})^2(1+\partial)}$$

For example, if the MOSFET loss is to be limited to 2W when operating at 5A and a 90% duty cycle, the required $R_{DS(ON)}$ would be 89m /(1 +). (1 +) is given for each MOSFET in the form of a normalized $R_{DS(ON)}$ vs. tempera-

ture curve, but $=0.007/^{\circ}\text{C}$ can be used as an approximation for low voltage MOSFETs. Thus if $T_A=85^{\circ}\text{C}$ and the available heat sinking has a thermal resistance of 20°C/W, the MOSFET junction temperature will be 125°C, and =0.007(125-25)=0.7. This means that the required $R_{DS(0N)}$ of the MOSFET will be 89m /1.7=52.3m , which can be satisfied by an IRFZ34.

Note that these calculations are for the continuous operating condition; power MOSFETs can sustain far higher dissipations during transients. Additional $R_{DS(ON)}$ constraints are discussed under **Starting High In-Rush Current Loads**.

Paralleling MOSFETs




Figure 1. Paralleling MOSFETs

When the above calculations result in a lower $R_{DS(ON)}$ than is economically feasible with a single MOSFET, two or more MOSFETs can be paralleled. The MOSFETs will inherently share the currents according to their $R_{DS(ON)}$ ratio. The LT1158 top and bottom drivers can each drive four power MOSFETs in parallel with only a small loss in

switching speeds (see Typical Performance Characteristics). Individual gate resistors may be required to "decouple" each MOSFET from its neighbors to prevent high frequency oscillations – consult manufacturer's recommendations. If individual gate decoupling resistors are used, the gate feedback pins can be connected to any one of the gates.

Driving multiple MOSFETs in parallel may restrict the operating frequency at high supply voltages to prevent over-dissipation in the LT1158 (see **Gate Charge and Driver Dissipation** below). When the total gate capacitance exceeds 10,000pF on the top side, the bootstrap capacitor should be increased proportionally above 0.1µF.

Gate Charge and Driver Dissipation

A useful indicator of the load presented to the driver by a power MOSFET is the total gate charge Q_G , which includes the additional charge required by the gate-to-drain swing. Q_G is usually specified for $V_{GS} = 10V$ and $V_{DS} = 0.8V_{DS(MAX)}$.

When the supply current is measured in a switching application, it will be larger than given by the DC electrical characteristics because of the additional supply current associated with sourcing the MOSFET gate charge:

$$I_{SUPPLY} = I_{DC} + \left(\frac{dQ_G}{dt}\right)_{TOP} + \left(\frac{dQ_G}{dt}\right)_{BOTTOM}$$

The actual increase in supply current is slightly higher due to LT1158 switching losses and the fact that the gates are being charged to more than 10V. Supply current vs. switching frequency is given in the Typical Performance Characteristics.

The LT1158 junction temperature can be estimated by using the equations given in Note 1 of the electrical characteristics. For example, the LT1158SI is limited to less than 25mA from a 24V supply:

$$T_J = 85^{\circ}\text{C} + (25\text{mA} \times 24\text{V} \times 110^{\circ}\text{C/W})$$

= 151°C exceeds absolute maximum

In order to prevent the maximum junction temperature from being exceeded, the LT1158 supply current must be

checked with the actual MOSFETs operating at the maximum switching frequency.

MOSFET Gate Drive Protection

For supply voltages of over 8V, the LT1158 will protect standard N-channel MOSFETs from under or over voltage gate drive conditions for any input duty cycle including DC. Gate-to-source zener clamps are not required and not recommended since they can reduce operating efficiency.

A discontinuity in tracking between the output pulse width and input pulse width may be noted as the top side MOSFET approaches 100% duty cycle. As the input low signal becomes narrower, it may become shorter than the time required to recharge the bootstrap capacitor to a safe voltage for the top side driver. Below this duty cycle the output pulse width will stop tracking the input until the input low signal is <100ns, at which point the output will jump to the DC condition of top MOSFET "on" and bottom MOSFET "off."

Low Voltage Operation

The LT1158 can operate from 5V supplies (4.5V min.) and in 6V battery-powered applications by using logic-level N-channel power MOSFETs. These MOSFETs have 2V maximum threshold voltages and guaranteed $R_{DS(ON)}$ limits at $V_{GS}=4V.$ The switching speed of the LT1158, unlike CMOS drivers, does not degrade at low supply voltages. For operation down to 4.5V, the boost pin should be connected as shown in Figure 2 to maximize gate drive to the top side MOSFET. Supply voltages over 10V should not be used with logic-level MOSFETs because of their lower maximum gate-to-source voltage rating.




Figure 2. Low Voltage Operation



Ugly Transient Issues

In PWM applications the drain current of the top MOSFET is a square wave at the input frequency and duty cycle. To prevent large voltage transients at the top drain, a low ESR electrolytic capacitor must be used and returned to the power ground. The capacitor is generally in the range of $250\mu F$ to $5000\mu F$ and must be physically sized for the RMS current flowing in the drain to prevent heating and premature failure. In addition, the LT1158 requires a separate $10\mu F$ capacitor connected closely between pins 2 and 7.

The LT1158 top source and sense pins are internally protected against transients below ground and above supply. However, the gate drive pins cannot be forced below ground. In most applications, negative transients coupled from the source to the gate of the top MOSFET do not cause any problems. However in some high current (10A and above) motor control applications, negative transients on the top gate drive may cause early tripping of the current limit. A small Schottky diode (BAT85) from pin 15 to ground avoids this problem.

Switching Regulator Applications

The LT1158 is ideal as a synchronous switch driver to improve the efficiency of step-down (buck) switching

regulators. Most step-down regulators use a high current Schottky diode to conduct the inductor current when the switch is off. The fractions of the oscillator period that the switch is on (switch conducting) and off (diode conducting) are given by:

SWITCH "ON" =
$$\left(\frac{V_{OUT}}{V_{IN}}\right) \times TOTAL \ PERIOD$$

SWITCH "OFF" = $\left(\frac{V_{IN} - V_{OUT}}{V_{IN}}\right) \times TOTAL \ PERIOD$

Note that for $V_{\text{IN}} > 2V_{\text{OUT}}$, the switch is off longer than it is on, making the diode losses more significant than the switch. The worst case for the diode is during a short circuit, when V_{OUT} approaches zero and the diode conducts the short circuit current almost continuosly.

Figure 3 shows the LT1158 used to synchronously drive a pair of power MOSFETs in a step-down regulator application, where the top MOSFET is the switch and the bottom MOSFET replaces the Schottky diode. Since both conduction paths have low losses, this approach can result in very high efficiency – from 90% to 95% in most applications. And for regulators under 5A, using low R_{DS(ON)} N-channel MOSFETs eliminates the need for heatsinks.




Figure 3. Adding Synchronous Switching to a Step-Down Switching Regulator




Figure 4. Typical Efficiency Curve for Step-Down Regulator with Synchronous Switch

One fundamental difference in the operation of a step-down regulator with synchronous switching is that it never becomes discontinuous at light loads. The inductor current doesn't stop ramping down when it reaches zero, but actually reverses polarity resulting in a constant ripple current independent of load. This does not cause any efficiency loss as might be expected, since the negative inductor current is returned to V_{IN} when the switch turns back on.

The LT1158 performs the synchronous MOSFET drive and current sense functions in a step-down switching regulator. A reference and PWM are required to complete the regulator. Any voltage-mode PWM controller may be used, but the LT3525 is particularly well suited to high power, high efficiency applications such as the 10A circuit shown in Figure 13. In higher current regulators a small Schottky diode across the bottom MOSFET helps to reduce reverse-recovery switching losses.

The LT1158 input pin can also be driven directly with a ramp or sawtooth. In this case, the DC level of the input waveform relative to the 1.4V threshold sets the LT1158 duty cycle. In the ultra low-dropout 5V circuit shown in Figure 11, an LT1431 controls the DC level of a triangle wave generated by a CMOS 555. The Figure 10 and 12 circuits use an RC network to ramp the LT1158 input back up to its 1.4V threshold following each switch cycle, setting a constant off time. Figure 4 shows the efficiency vs. output current for the Figure 12 regulator with $V_{\rm IN}=12 \rm V$.

Current Limit in Switching Regulator Applications

Current is sensed by the LT1158 by measuring the voltage across a current shunt (low-valued resistor). Normally, this shunt is placed in the source lead of the top MOSFET (see **Short-Circuit Protection in Bridge Applications**). However, in step-down switching regulator applications, the remote current sensing capability of the LT1158 allows the actual inductor current to be sensed. This is done by placing the shunt in the output lead of the inductor as shown in Figure 3. Routing of the sense+ and sense- PC traces is critical to prevent stray pickup. These traces must be routed together at minimum spacing and use a Kelvin connection at the shunt.

When the voltage across R_{SENSE} exceeds 110mV, the LT1158 fault pin begins to conduct. By feeding the fault signal back to a control input of the PWM, the LT1158 will assume control of the duty cycle forming a true current mode loop to limit the output current:

$$I_{OUT} = \frac{110mV}{R_{SENSE}}$$
 in current limit

In LT3525 based circuits, connecting the fault pin to the LT3525 soft-start pin accomplishes this function. In circuits where the LT1158 input is being driven with a ramp or sawtooth, the fault pin is used to pull down the DC level of the input.

The constant off time circuits shown in Figures 10 and 12 are unique in that they also use the current sense during normal operation. The LT1431 output reduces the normal LT1158 110mV fault conduction threshold such that the fault pin conducts at the required load current, thus discharging the input ramp capacitor. In current limit the LT1431 output turns off, allowing the fault conduction threshold to reach its normal value.

The resistor R_{GS} shown in Figure 3 is necessary to prevent output voltage overshoot due to charge coupled into the gate of the top MOSFET by a large startup dv/dt on V_{IN} . If DC operation of the top MOSFET is required, R_{GS} must be 330k or greater to prevent loading the charge pump.

Low Current Shutdown

The LT1158 may be shutdown to a current level of 2mA by pulling the enable pin 4 low. In this state both the top and bottom MOSFETs are actively held off against any transients which might occur on the output during shutdown. This is important in applications such as 3-phase DC motor control when one of the phases is disabled while the other two are switching.

If zero standby current is required and the load returns to ground, then a switch can be inserted into the supply path of the LT1158 as shown in Figure 5. Resistor R_{GS} ensures that the top MOSFET gate discharges, while the voltage across the bottom MOSFET goes to zero. The voltage drop across the P-channel supply switch must be less than 300mV, and R_{GS} must be 330k or greater for DC operation. This technique is not recommended for applications which require the LT1158 V_{DS} sensing function.




Figure 5. Adding Zero Current Shutdown

Short-Circuit Protection in Bridge Applications

The LT1158 protects the top power MOSFET from output shorts to ground, or in a full bridge application, shorts across the load. Both standard 3-lead MOSFETs and current-sensing 5-lead MOSFETs can be protected. The bottom MOSFET is not protected from shorts to supply.

Current is sensed by measuring the voltage across a current shunt in the source lead of a standard 3-lead MOSFET (Figure 6). For the current-sensing MOSFET

shown in Figure 7, the sense resistor is inserted between the sense and Kelvin leads.

The sense⁺ and sense⁻ PC traces must be routed together at minimum spacing to prevent stray pickup, and a Kelvin connection must be used at the current shunt for the 3-lead MOSFET. Using a twisted pair is the safest approach and is recommended for sense runs of several inches.

When the voltage across R_{SENSE} exceeds 110mV, the LT1158 fault pin begins to conduct, signaling a fault condition. The current in a short circuit ramps very rapidly, limited only by the series inductance and ultimately the MOSFET and shunt resistance. Due to the response time of the LT1158 current limit loop, an initial current spike of




Figure 6. Short-Circuit Protection with Standard MOSFET




Figure 7. Short-Circuit Protection with Current-Sensing MOSFET

from 2 to 5 times the final value will be present for a few μs , followed by an interval in which $I_{DS}=0.$ The current spike is normally well within the safe operating area (SOA) of the MOSFET, but can be further reduced with a small (0.5 μH) inductor in series with the output.




Figure 8. Top MOSFET Short-Circuit Turn-On current

If neither the enable nor input pins are pulled low in response to the fault indication, the top MOSFET current will recover to a steady-state value I_{SC} regulated by the LT1158 as shown in Figure 8:

$$\begin{split} &I_{SC} = \frac{150 \text{mV}}{\text{R}_{SENSE}} \\ &R_{SENSE} = \frac{150 \text{mV}}{I_{SC}} \\ &I_{SC} = \frac{r \left(150 \text{mV}\right)}{R_{SENSE}} \left(1 - \frac{150 \text{mV}}{\Delta V}\right)^{-2} \\ &R_{SENSE} = \frac{r \left(150 \text{mV}\right)}{I_{SC}} \left(1 - \frac{150 \text{mV}}{\Delta V}\right)^{-2} \\ \end{split}$$

 $r = current sense ratio, \Delta V = V_{GS} - V_{T}$

The time for the current to recover to I_{SC} following the initial current spike is approximately $Q_{GS}/0.5$ mA, where Q_{GS} is the MOSFET gate-to-source charge. I_{SC} need not be set higher than the required startup current for motors (see **Starting High In-Rush Current Loads**). Note that the

value of R_{SENSE} for the 5-lead MOSFET increases by the current sensing ratio (typically 1000 – 3000), thus eliminating the need for a low-valued shunt. V is in the range of 1V to 3V in most applications.

Assuming a dead short, the MOSFET dissipation will rise to $V_{SUPPLY} \times I_{SC}$. For example, with a 24V supply and $I_{SC} = 10A$, the dissipation would be 240W. To determine how long the MOSFET can remain at this dissipation level before it must be shut down, refer to the SOA curves given in the MOSFET data sheet. For example, an IRFZ34 would be safe if shut down within 10ms.

A Tektronix A6303 current probe is highly recommended for viewing output fault currents.

If Short-Circuit Protection is Not Required

In applications which do not require the current sense capability of the LT1158, the sense pins 11 and 12 should both be connected to pin 13, and the fault pin 5 left open. The enable pin 4 may still be used to shut down the device. Note, however, that when unprotected the top MOSFET can be easily (and often dramatically) destroyed by even a momentary short.

Self-Protection with Automatic Restart

When using the current sense circuits of Figures $\underline{6}$ and $\overline{7}$, local shutdown can be achieved by connecting the fault pin through resistor R_F to the enable pin as shown in Figure 9. An optional thermostat mounted to the load or MOSFET heatsink can also be used to pull enable low.

An internal $25\mu A$ current source normally keeps the enable capacitor C_{EN} charged to the 7.5V clamp voltage (or to V⁺, for V⁺ < 7.5V). When a fault occurs, C_{EN} is discharged to below the enable low threshold (1.15V typ.) which shuts down both MOSFETs. When the fault pin or thermostat releases, C_{EN} recharges to the upper enable threshold where restart is attempted. In a sustained short circuit, fault will again pull low and the cycle will repeat until the short is removed. The time to shut down for a DC input or thermal fault is given by:

 $t_{SHUTDOWN} = (100 + 0.8R_F) C_{EN}$ DC

DC input

Note that for the first event only, $t_{SHUTDOWN}$ is approximately twice the above value since C_{EN} is being discharged all the way from its quiescent voltage. Allowable values for R_F are from zero to 10k.




Figure 9. Self-Protection with Auto Restart

 $t_{SHUTDOWN}$ becomes more difficult to analyze when the output is shorted with a PWM input. This is because the fault pin only conducts when fault currents are actually present in the MOSFET. Fault does not conduct while the input is low or during the interval $t_{DS} = 0$ in Figure 8. Thus $t_{SHUTDOWN}$ will safely increase when the duty cycle of the current in the top MOSFET is low, maintaining the average MOSFET current at a relatively constant level.

The length of time following shutdown before restart is attempted is given by:

$$t_{RESTART} = \left(\frac{1.5V}{25\mu A}\right) C_{EN} = \left(6 \times 10^4\right) C_{EN}$$

In Figure 9, the top MOSFET would shut down after being in DC current limit for 0.9ms and try to restart at 60ms intervals, thus producing a duty cyle of 1.5% in short circuit. The resulting average top MOSFET dissipation during a short is easily measured by taking the product of the supply voltage and the average supply current.

Starting High In-Rush Current Loads

The LT1158 has a V_{DS} sensing function which allows more than I_{SC} to flow in the top MOSFET providing that the

sense $^-$ pin is within 1.2V of supply. Under these conditions the current is limited only by the $R_{DS(ON)}$ in series with R_{SENSE} . For a 5-lead MOSFET the current is limited by $R_{DS(ON)}$ alone, since R_{SENSE} is not in the output path (see Figure 7). Again adjusting $R_{DS(ON)}$ for temperature, the worst-case start currents are:

$$I_{START} = \frac{1.2V}{(1+\partial)R_{DS(ON)} + R_{SENSE}}$$
 3-Lead MOSFE
$$I_{START} = \frac{1.2V}{(1+\partial)R_{DS(ON)}}$$
 5-Lead MOSFE

Properly sizing the MOSFET for I_{START} allows inductive loads with long time-constants, such as motors with high mechanical inertia, to be started.

Returning to the example used in **Power MOSFET Selection**, an IRFZ34 ($R_{DS(ON)} = 50m$ max.) was selected for operation at 5A. If the short circuit current is also set at 5A, what start current can be supported? From the equation for R_{SENSE} , a 30m shunt would be required, allowing the worst-case start current to be calculated:

$$I_{START} = \frac{1.2V}{(1.7)50m\Omega + 30m\Omega} = 10A$$

This calculation gives the minimum current which could be delivered with the IRFZ34 at $T_J = 125^{\circ}\text{C}$ without activating the fault pin on the LT1158. If more start current is required, using an IRFZ44 ($R_{DS(ON)} = 28m$ max.) would increase I_{START} to over 15A at $T_J = 110^{\circ}\text{C}$, even though the short circuit current remains at 5A.

In order for the V_{DS} sensing function to work properly, the supply pins for the LT1158 must be connected at the drain of the top MOSFET, which must be properly decoupled (see **Ugly Transient Issues**).

Driving Lamps

Incandescent lamps represent a challenging load because they have much in common with a short circuit when cold. The top gate driver in the LT1158 can be configured to turn on large lamps while still protecting the power MOSFET

from a true short. This is done by using the current limit to control cold filament current in conjunction with the self-protection circuit of Figure 9. The reduced cold filament current also extends the life of the filament.

A good guideline is to choose R_{SENSE} to set I_{SC} at approximately twice the steady state "on" current of the lamp(s). $t_{SHUTDOWN}$ is then made long enough to guarantee that the lamp filaments heat and drop out of current limit before the enable capacitor discharges to the enable low threshold. For a short circuit, the enable capacitor will continue to discharge below the threshold, shutting down the top

MOSFET. The LT1158 will then go into the automatic restart mode described in **Self-Protection with Automatic Restart** above.

The time constant for an incandescent filament is tens of milliseconds, which means that $t_{SHUTDOWN}$ will have to be longer than in most other applications. This places increased SOA demands on the MOSFET during a short circuit, requiring that a larger than normal device be used. A protected high current lamp driver application is shown in Figure 18.





Figure 10. High Efficiency 3.3V Step-Down Switching Regulator (Requires No Heatsinks)



*THE LT1431 CONTROLS THE D.C. LEVEL OF THE CMOS 555 TRIANGLE WAVE OSCILLATOR. IN DROPOUT, THE TOP MOSFET IS TURNED ON CONTINUOUSLY AND THE OUTPUT VOLTAGE TRACKS THE INPUT. CMOS 555: LMC555 OR TLC555 L1: COILTRONICS CTX50-3-MP R_S: VISHAY/ULTRONIX RCS01, SM1 ISOTEK CORP. ISA-PLAN SMR

Figure 11. Ultra Low Dropout 5V Switching Regulator (Requires No Heatsinks)




Figure 12. High Efficiency 5V Step-Down Switching Regulator (Requires No Heatsinks)






Figure 13. 90% Efficiency 24V to 5V 10A Switching Regulator 95% Efficiency 24V to 12V 10A Low Dropout Switching Regulator




Figure 14. Potentiometer-Adjusted Open Loop Motor Speed Control with Short-Circuit Protection




Figure 15. High Efficiency 6-Cell NiCd Protected Motor Drive




Figure 16. 3-Phase Brushless DC Motor Control




Figure 17. 10A Full Bridge Motor Control




Figure 18. High Current Lamp Driver with Short-Circuit Protection





High Speed Current Mode Pulse Width Modulators

FEATURES

- Low Start-Up Current (<250µA)
- 50ns Current Sense Delay
- Current Mode Operation to 500kHz
- Pin Compatible with UC1842 Series
- Under-Voltage Lockout with Hysteresis
- No Cross-Conduction Current
- Trimmed Bandgap Reference
- 1A Totem Pole Output
- Trimmed Oscillator Frequency and Sink Current
- Active Pull-Down on Reference and Output During Under-Voltage Lockout
- High Level Output Clamp (18V)
- Current Sense Leading Edge Blanking


APPLICATIONS

- Off-Line Converters
- DC-DC Converters

DESCRIPTION

The LT1241 series devices are 8-pin, fixed frequency, current mode, pulse width modulators. They are improved plug compatible versions of the industry standard UC1842 series. These devices have both improved speed and lower quiescent current. The LT1241 series is optimized for off-line and DC-to-DC converter applications. They contain a temperature compensated reference, high gain error amplifier, current sensing comparator, and a high current totem pole output stage ideally suited to driving power MOSFETs. Start-up current has been reduced to less than 250µA. Cross-conduction current spikes in the output stage have been eliminated, making 500kHz operation practical. Several new features have been incorporated. Leading edge blanking has been added to the current sense comparator. Trims have been added to the oscillator circuit for both frequency and sink current, and both of these parameters are tightly specified. The output stage is clamped to a maximum VollT of 18V in the on state. The output and the reference output are actively pulled low during under-voltage lockout.

BLOCK DIAGRAM




4

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	1251/
Output Current	+1Δ*
Output Energy (Capacitive Load per Cycle)	
Analog Inputs (Pins 2, 3)	-0.3 to +6V
Error Amplifier Output Sink Current	10mA
Power Dissipation at T _A ≤ 25°C	
Operating Junction Temperature Range	
LT124XC0°C	to +100°C
LT124XM55°C	to +125°C
Thermal Resistance (Junction to Ambient)	
S8	150°C/W
J8	100°C/W
N8	130°C/W
Storage Temperature Range 65°C	to +150°C
Lead Temperature (Soldering, 10 sec.)	300°C

PACKAGE/ORDER INFORMATION



^{*}The 1A rating for output current is based on transient switching requirements.

ELECTRICAL CHARACTERISTICS (Notes 1, 2)

PARAMETER	CONDITIONS	0.02	MIN	TYP	MAX	UNITS
Reference Section			Amr = gi		BORNOY (III)	eu riighili
Output Voltage	I _O = 1mA, T _J = 25°C		4.925	5.000	5.075	V
Line Regulation	12V < V _{CC} < 25V	•		3	20	mV
Load Regulation	1mA < I _{VREF} < 20mA	•		-6	-25	mV
Temperature Stability	8.5			0.1	34577.16	mV/°C
Total Output Variation	Line, Load, Temp	•	4.87	0	5.13	V
Output Noise Voltage	10Hz < F < 10kHz, T _J = 25°C			50	1112431.1124	μV
Long Term Stability	T _A = 125°C, 1000 Hrs.			5	25	mV
Output Short Circuit Current	a to the second second	•	-30	-90	-180	mA
Oscillator Section	5.6				DAT1284	LT124
Initial Accuracy	R _T = 10k, C _T = 3.3nF, T _J = 25°C		47.5	50	52.5	kHz
	R _T = 13.0k, C _T = 500pF, T _J = 25°C		228	248	268	kHz
Voltage Stability	12V < V _{CC} < 25V, T _J = 25°C				1	%
Temperature Stability	T _{MIN} < T _J < T _{MAX}		3680 - 3	-0.05	PACTOR	%/°C
Amplitude	Pin 4, T _J = 25°C			1.7	Aloui Cuole	V
Clock Ramp Reset Current	V _{OSC} (Pin 4) = 2V, T _J = 25°C		7.9	8.2	8.5	mA
Error Amplifier Section					freenic	Start-Un f
Feedback Pin Input Voltage	V _{PIN 1} = 2.5V	•	2.42	2.50	2.58	V
Input Bias Current	V _{FB} = 2.5V	•			-2	μА
Open Loop Voltage Gain	2 < V ₀ < 4V	•	65	90	State Hoose Space	dB
Unity Gain Bandwidth	T _J = 25°C	2488	0.7	1.3	2	MHz
Power Supply Rejection Ratio	12V < V _{CC} < 25V	•	60			dB
Output Sink Current	V _{PIN 2} = 2.7V, V _{PIN 1} = 1.1V	•	2	6		mA
Output Source Current	V _{PIN 2} = 2.3V, V _{PIN 1} = 5V	•	-0.5	-0.75		mA

ELECTRICAL CHARACTERISTICS (Notes 1, 2)


PARAMETER		CONDITIONS		T WELL		MIN	TYP	MAX	UNITS
Error Amplifier Section (cont'o	1)			*AT				frant	LimituD
Output Voltage High Level	11.20	V _{PIN 2} = 2.3V	, R _L = 15k to (GND	•	(a) 5) 1an	5.6	narray (Canar	V
Output Voltage Low Level		V _{PIN 2} = 2.7V	, R _L = 15k to F	Pin 8			0.2	Camie 1.1	nalenAV
Current Sense Section	IBBY L		TC 4860	Amo			r Sink Gun	notifor Output	Euror An
Gain	30Y (12.0	I WI	•	2.85	3.00	3.15	V/V
Maximum Current Sense Input	Threshold	V _{PIN 3} < 1.1V			•	0.90	1.00	1.10	nincrea (V
Power Supply Rejection Ratio		7		1 . 0000		0.0	70	LLLLL OXN	dB
Input Bias Current	916 SITSA	29 0A3146 967	SIMAREO DASLE	25°C		0°88	-1	-10	μА
Delay to Output		D PACKAGE	13141		•	(IneidmA d	50	100	ns ns
Blanking Time	LINEA - PERTS			WW	(81.,		100		. 88 ns
Blanking Override Voltage				WO	£01.	*************	1.5		V V
Output Section	Lette			WU	UET		(***********	immourant Sole	. 8VI
Output Low Level	nt is based	I _{OUT} = 20mA I _{OUT} = 200m/	t politic AA reting t quirements.		•	0 sec.)	0.25 0.75	0.4 2.2	SUSIDE V
Output High Level	* = # J	I _{OUT} = 20mA I _{OUT} = 200m/	4			12.0 11.75			V
Rise Time		C _L = 1nF, T _J :		(3 .1 sale)		HEMPI.	50	80	ns
Fall Time	CVT	C _L = 1.0nF, T _J = 25°C				SHARITATINA	30	60	ns
Output Clamp Voltage		I _O = 1mA			•		18	19	V
Under Voltage Lockout	100.2	200.6			Popul	and Applicate		brief	in' number
Start-Up Threshold	E T		8			12V × Von × 28		naile	hima Sani I
LT1241 LT1242/LT1244	a- 1				:	9.0 15	9.6 16	10.2 17	V
LT1242/LT1244 LT1243/LT1245	1.0					7.8	8.4	9.0	V
Minimum Operating Voltage		4.87	- 6			line Load Terr		pritais/ i	int of letnT
LT1241/LT1243/LT1245 LT1242/LT1244	68				:	7.0 9.0	7.6 10	8.2 11	V V
Hysteresis LT1241	08	06-	0		pjtree	1.6	2.0	econoy et Creue Current	nter grice nte tuetacy
LT1242/LT1244						5.5	6.0	nolland	ver V
LT1243/LT1245	02	47.5		2510	T and	0.4	0.8	or da	HAA THE V
PWM	248	800		1998 - 7	anona .	92 30 61 = 48			
Maximum Duty Cycle LT1241/LT1244/LT1245 LT1242/LT1243	-0.05	T _J = 25°C T _{.1} = 25°C			T V	46 94	48 96	yulidar? w	%
Minimum Duty Cycle	17.1				•	Pin 4, T _A = 25°1	0		%
Total Device	8.2	6.7		9.85	= (T, V)	+ (Fiff) capV		Mental Missell &	mes yould
Start-Up Current					•		170	250	μА
Operating Current	12.0	173.27	Walter State of the State of th						piri


The \bullet denotes those specifications which apply over the full operating temperature range.


Note 1: Unless otherwise specified, V_{CC} = 15V, R_T = 10k, C_T = 3.3nF.


Note 2: Low duty cycle pulse techniques are used during test to maintain junction temperature close to ambient.































4


























PIN FUNCTIONS

Pin 1, Compensation: This pin is the output of the Error Amplifier and is made available for loop compensation. It can also be used to adjust the maximum value of the current sense clamp voltage to less than 1V. This pin can source a minimum of 0.5mA (0.8mA typ.) and sink a minimum of 2mA (4mA typ.)

Pin 2, Voltage Feedback: This pin is the inverting input of the Error Amplifier. The output voltage is normally fed back to this pin through a resistive divider. The non-inverting input of the Error Amplifier is internally committed to a 2.5V reference point.

Pin 3, Current Sense: This is the input to the current sense comparator. The trip point of the comparator is set by, and is proportional to, the output voltage of the Error Amplifier.

Pin 4, R_T/C_T: The oscillator frequency and the deadtime are set by connecting a resistor (R_T) from V_{REF} to R_T/C_T and a capacitor (C_T) from R_T/C_T to GND.

The rise time of the oscillator waveform is set by the RC time constant of R_T and C_T . The fall time, which is equal to the output deadtime, is set by a combination of the RC time constant and the oscillator sink current (8.2mA typ.).

Pin 5, GND.

Pin 6, Output: This pin is the output of a high current totem pole output stage. It is capable of driving up to $\pm 1A$ of current into a capacitive load such as the gate of a MOSFET.

Pin 7, Vcc: This pin is the positive supply of the control IC.

Pin 8, Reference: This is the reference output of the IC. The reference output is used to supply charging current to the external timing resistor R_T . The reference provides biasing to a large portion of the internal circuitry, and is used to generate several internal reference levels including the V_{FB} level and the current sense clamp voltage.

Device	Start-Up Threshold	Minimum Operating Voltage	Maximum Duty Cycle	Replaces
LT1241	9.6V	7.6V	50%	NONE
LT1242	16V	10V	100%	UC1842
LT1243	8.4V	7.6V	100%	UC1843
LT1244	16V	10V	50%	UC1844
LT1245	8.4V	7.6V	50%	UC1845

Oscillator

The LT1241 series devices are fixed frequency current mode pulse width modulators. The oscillator frequency and the oscillator discharge current are both trimmed and tightly specified to minimize the variations in frequency and deadtime. The oscillator frequency is set by choosing a resistor and capacitor combination, R_T and C_T. This RC combination will determine both the frequency and the maximum duty cycle. The resistor R_T is connected from V_{RFF} (pin 8) to the R_T/C_T pin (pin 4). The capacitor C_T is connected from the R_T/C_T pin to ground. The charging current for C_T is determined by the value of R_T. The discharge current for C_T is set by the difference between the current supplied by R_T and the discharge current of the LT124X. The discharge current of the device is trimmed to 8.2mA. For large values of R_T discharge time will be determined by the discharge current of the device and the value of C_T. As the value of R_T is reduced it will have more effect on the discharge time of C_T. During an oscillator cycle capacitor C_T is charged to approximately 2.8V and discharged to approximately 1.1V. The output is enabled during the charge time of C_T and disabled, in an off state, during the discharge time of C_T. The deadtime of the circuit is equal to the discharge time of C_T. The maximum duty cycle is limited by controlling the deadtime of the oscillator. There are many combinations of R_T and C_T that will yield a given oscillator frequency, however there is only one combination that will yield a specific deadtime at that frequency. Curves of oscillator frequency and deadtime for various values of R_T and C_T appear in the Typical Performance Characteristics section. Frequency and deadtime can also be calculated using the following formulas:

Oscillator Rise Time: $t_r = 0.583 \cdot RC$

$$\begin{array}{l} \text{Oscillator Discharge Time: } t_d = & \frac{3.46 \, \bullet \, RC}{\left(0.0164\right) \, R - 11.73} \\ \text{Oscillator Period: } T_{OSC} = t_r + t_d \\ \text{Oscillator Frequency: } f_{OSC} = & \frac{1}{T_{OSC}} \\ \text{Maximum Duty Cycle:} \\ \text{LT1241, LT1244, LT1245} \quad D_{MAX} = & \frac{t_r}{2 \, T_{OSC}} = & \frac{T_{OSC} - t_d}{2 \, T_{OSC}} \\ \text{LT1242, LT1243} \quad D_{MAX} = & \frac{t_r}{T_{OSC}} = & \frac{T_{OSC} - t_d}{T_{OSC}} \\ \end{array}$$

The above formulas will give values that will be accurate to approximately $\pm 5\%$, at the oscillator, over the full operating frequency range. This is due to the fact that the oscillator trip levels are constant versus frequency and the discharge current and initial oscillator frequency are trimmed. Some fine adjustment may be required to achieve more accurate results. Once the final R_T/C_T combination is selected the oscillator characteristics will be repeatable from device to device. Note that there will be some slight differences between maximum duty cycle at the oscillator and maximum duty cycle at the output due to the finite rise and fall times of the output.

The output switching frequency will be equal to the oscillator frequency for LT1242 and LT1243. The output switching frequency will be equal to one half the oscillator frequency for LT1241, LT1244, and LT1245. The oscillator of LT1241 series devices will run at frequencies up to 1MHz, allowing 500kHz output switching frequencies for all devices.

Error Amplifier

The LT1241 series of devices contain a fully compensated error amplifier with a DC gain of 90dB and a unity gain frequency of 1MHz. Phase margin at unity gain is 80°. The non-inverting input is internally committed to a 2.5V reference point derived from the 5V reference of pin 8. The inverting input (pin 2) and the output (pin 1) are made available to the user. The output voltage in a regulator circuit is normally fed back to the inverting input of the error amplifier through a resistive divider.

The output of the error amplifier is made available for external loop compensation. The output current of the error amplifier is limited to approximately 0.8mA sourcing

and approximately 6mA sinking. In a current mode PWM the peak switch current is a function of the output voltage of the error amplifier. In the LT1241 series devices the output of the error amplifier is offset by two diodes (1.4V at 25°C), divided by a factor of three, and fed to the inverting input of the current sense comparator. For error amplifier output voltages less than 1.4V the duty cycle of the output stage will be zero. The maximum offset that can appear at the current sense input is limited by a 1V clamp. This occurs when the error amplifier output reaches 4.4V at 25°C.

The output of the error amplifier can be clamped below 4.4V in order to reduce the maximum voltage allowed across the current sensing resistor to less than 1V. The supply current will increase by the value of the output source current when the output voltage of the error amplifier is clamped.

Current Sense Comparator and PWM Latch

LT1241 series devices are current mode controllers. Under normal operating conditions the output (pin 6) is turned on at the start of every oscillator cycle, coincident with the rising edge of the oscillator waveform. The output is then turned off when the current reaches a threshold level proportional to the error voltage at the output of the error amplifier. Once the output is turned off it is latched off until the start of the next cycle. The peak current is thus proportional to the error voltage and is controlled on a cycle by cycle basis. The peak switch current is normally sensed by placing a sense resistor in the source lead of the output MOSFET. This resistor converts the switch current to a voltage that can be fed into the current sense input. For normal operating conditions the peak inductor current, which is equal to the peak switch current will be equal to:

$$I_{PK} = \frac{\left(V_{PIN1} - 1.4V\right)}{\left(3R_{S}\right)}$$

During fault conditions the maximum threshold voltage at the input of the current sense comparator is limited by the internal 1V clamp at the inverting input. The peak switch current will be equal to:

$$I_{PK(MAX)} = \frac{1.0V}{R_S}$$

In certain applications, such as high power regulators, it may be desirable to limit the maximum threshold voltage to less than 1V in order to limit the power dissipated in the sense resistor or to limit the short circuit current of the regulator circuit. This can be accomplished by clamping the output of the error amplifier. A voltage level of approximately 1.4V at the output of the error amplifier will give a threshold voltage of OV. A voltage level of approximately 4.4V at the output of the error amplifier will give a threshold level of 1V. Between 1.4V and 4.4V the threshold voltage will change by a factor of one third of the change in the error amplifier output voltage. The threshold voltage will be 0.333V for an error amplifier voltage of 2.4V. To reduce the maximum current sense threshold to less than 1V the error amplifier output should be clamped to less than 4.4V.

Blanking

A unique feature of the LT1241 series devices is the built in blanking circuit at the output of the current sense comparator. A common problem with current mode PWM circuits is erratic operation due to noise at the current sense input. The primary cause of noise problems is the leading edge current spike due to transformer interwinding capacitance and diode reverse recovery time. This current spike can prematurely trip the current sense comparator causing an instability in the regulator circuit. A filter at the current sense input is normally required to eliminate this instability.

This filter will in turn slow down the current sense loop. A slow current sense loop will increase the minimum pulse width which will increase the short circuit current in an overload condition. The LT1241 series devices blank (lock out) the signal at the output of the current sense comparator for a fixed amount of time after the switch is turned on. This effectively prevents the PWM latch from tripping due to the leading edge current spike.

The blanking time will be a function of the voltage at the feedback pin (pin 2). The blanking time will be 100ns for normal operating conditions ($V_{FB} = 2.5V$). The blanking time goes to zero as the feedback pin is pulled to 0V. This means that the blanking time will be minimized during start-up and also during an output short circuit fault. This

blanking circuit eliminates the need for an input filter at the current sense input except in extreme cases. Eliminating the filter allows the current sense loop to operate with minimum delays, reducing peak currents during fault conditions.

Under-Voltage Lockout

The LT1241 series devices incorporate an under-voltage lockout comparator which prevents the internal reference circuitry and the output from starting up until the supply voltage reaches the start-up threshold voltage. The guiescent current, below the start-up threshold, has been reduced to less than 250µA (170µA typ.) to minimize the power loss due to the bleed resistor used for start-up in off line converters. In under-voltage lockout both V_{RFF} (pin 8) and the output (pin 6) are actively pulled low by Darlington connected PNP transistors. They are designed to sink a few milliamps of current and will pull down to about 1V. The pull-down transistor at the reference pin can be used to reset the external soft start capacitor. The pull-down transistor at the output eliminates the external pull-down resistor required, with earlier devices, to hold the external MOSFET gate low during under-voltage lockout.

Output next of sub salige inemus egbe probae

The LT1241 series devices incorporate a single high current totem pole output stage. This output stage is capable of driving up to $\pm 1A$ of output current. Crossconduction current spikes in the output totem pole have been eliminated. This device is primarily intended for driving MOSFET switches. Rise time is typically 40ns and fall time is typically 30ns when driving a 1.0nF load. A clamp is built into the device to prevent the output from rising above 18V in order to protect the gate of the MOSFET switch.

The output is actively pulled low during under-voltage lockout by a Darlington PNP. This PNP is designed to sink several milliamps and will pull the output down to approximately 1V. This active pull-down eliminates the need for an external resistor which was required in older designs. The output pin of the device connects directly to the emitter of the upper NPN drive transistor and the collector of the lower NPN drive transistor in the totem pole. The collector of the lower transistor, which is n-type silicon, forms a

p-n junction with the substrate of the device. This junction is reverse biased during normal operation.

In some applications the parasitic LC of the external MOSFET gate can ring and pull the output pin below ground. If the output pin is pulled negative by more than a diode drop the parasitic diode formed by the collector of the output NPN and the substrate will turn on. This can cause erratic operation of the device. In these cases a Schottky clamp diode is recommended from the output to ground.

Reference


The internal reference of the LT1241 series devices is a 5V Bandgap reference, trimmed to within $\pm 1\%$ initial tolerance. The reference is used to power the majority of internal logic and the oscillator circuitry. The oscillator charging current is supplied from the reference. The feedback pin voltage and the clamp level for the current sense comparator are derived from the reference voltage. The reference can supply up to 20mA of current to power external circuitry. Note that using the reference in this manner, as a voltage regulator, will significantly increase power dissipation in the device which will reduce the useful operating ambient temperature range.

Design/Layout Considerations


LT1241 series devices are high speed circuits capable of generating pulsed output drive currents of up to 1A peak. The rise and fall time for the output drive current is in the range of 10ns to 20ns. High speed circuit techniques must be used to insure proper operation of the device. Do not attempt to use Proto-boards or wire-wrap techniques to breadboard high speed switching regulator circuits. They will not work properly.

Printed circuit layouts should include separate ground paths for the voltage feedback network, oscillator capacitor, and switch drive current. These ground paths should be connected together directly at the ground pin (pin 5) of the LT124X. This will minimize noise problems due to pulsed ground pin currents. V_{CC} should be bypassed, with a minimum of $0.1\mu F$, as close to the device as possible. High current paths should be kept short and they should be separated from the feedback voltage network with shield traces if possible.


External Clock Synchronization




D1 IS REQUIRED IF THE SYNC AMPLITUDE IS LARGE ENOUGH TO PULL THE BOTTOM OF C_T MORE THAN 300mV BELOW GROUND.




Adjustable Clamp Level with Soft Start



Slope Compensation at I_{SENSE} Pin



300kHz Off-Line Power Supply




1. ALL RESISTANCES ARE IN OHMS, 1/4W, 5%. 2. ALL CAPACITANCES ARE IN MICRO-FARADS, 50V, 10%.

DC-DC Converters

TYPICAL APPLICATIONS

Slope Compensation at Error Amp



4



1MHz Off-Line Current Mode PWM

FEATURES

- Current Mode Operation to 1MHz
- 30ns Current Sense Delay
- Low Start-Up Current (<250µA)
- Current Sense Leading Edge Blanking
- Pin Compatible with UC1842
- Under-Voltage Lockout with Hysteresis
- No Cross-Conduction Current
- Trimmed Bandgap Reference
- 1A Totem Pole Output
- Trimmed Oscillator Frequency and Sink Current
- Active Pull-Down on Reference and Output During Under-Voltage Lockout
- High Level Output Clamp (18V)


APPLICATIONS

- Off-Line Converters
- DC-DC Converters

DESCRIPTION

The LT1246 is an 8-pin, fixed frequency, current mode, pulse width modulator. The device is designed to be an improved plug compatible version of the industry standard UC1842 PWM circuit. The LT1246 is optimized for off-line and DC-to-DC converter applications. It contains a temperature compensated reference, high gain error amplifier, current sensing comparator, and a high current totem pole output stage ideally suited to driving power MOSFETs. Start-up current has been reduced to less than 250µA. Cross-conduction current spikes in the totem pole output stage have been eliminated, making 1MHz operation practical. Several new features have been incorporated. Leading edge blanking has been added to the current sense comparator. This minimizes or eliminates the filter that is normally required. Eliminating this filter allows the current sense loop to operate with minimum delays. Trims have been added to the oscillator circuit for both frequency and sink current, and both of these parameters are tightly specified. The output stage is clamped to a maximum V_{OUT} of 18V in the on state. The output and the reference output are actively pulled low during undervoltage lockout.


BLOCK DIAGRAM



4

Supply Voltage	+25V
Output Current	
Output Energy (Capacitive Load per Cycle)	
Analog Inputs (Pins 2, 3)	
Error Amplifier Output Sink Current	
Power Dissipation at T _A ≤ 25°C	
Operating Junction Temperature Range	
LT1246C0°C	to +100°C
LT1246M55°C	to +125°C
Thermal Resistance (Junction to Ambient)	
S8	150°C/W
J8	100°C/W
N8	130°C/W
Storage Temperature Range 65°C	to +150°C
Lead Temperature (Soldering, 10 sec.)	300°C

ABSOLUTE MAXIMUM RATINGS PACKAGE/ORDER INFORMATION



*The 1A rating for output current is based on transient switching requirements.

ELECTRICAL CHARACTERISTICS (Notes 1, 2)

PARAMETER	CONDITIONS	0.67	MIN	TYP	MAX	UNITS
Reference Section			Ant = of		aguna du	and audian
Output Voltage	I ₀ = 1mA, T _J = 25°C		4.925	5.000	5.075	V
Line Regulation	12V < V _{CC} < 25V	•		3	20	mV
Load Regulation	1mA < I _{REF} < 20mA	•		-6	-25	mV
Temperature Stability	0.8			0.1		mV/°C
Total Output Variation	Line, Load, Temp	•	4.87		5.13	V
Output Noise Voltage	10Hz < F < 10kHz, T _J = 25°C		d 63 - j (c)	50	They wide	μV
Long Term Stability	T _A = 125°C, 1000 Hrs.		3°0% = (1	5	25	mV
Output Short Circuit Current		•	-30	-90	-180	mA
Oscillator Section					yner û	O QU-TIEIS
Initial Accuracy	$R_T = 10k$, $C_T = 3.3nF$, $T_J = 25^{\circ}C$		47.5	50	52.5	kHz
	$R_T = 6.2k$, $C_T = 500pF$, $T_J = 25^{\circ}C$	еппипаес	465	500	535	kHz
Voltage Stability	12V < V _{CC} < 25V, T _J = 25°C				1.00000	%
Temperature Stability	T _{MIN} < T _J < T _{MAX}	1 4.6.4	TO V. 187 # 1911, VOT	-0.05	Colonia de Seguino de S	%/°C
Amplitude	Pin 4			1.7		V
Clock Ramp Reset Current	V _{OSC} (Pin 4) = 2V, T _J = 25°C		7.9	8.2	8.5	mA
Error Amplifier Section						
Feedback Pin Input Voltage	V _{PIN 1} = 2.5V		2.42	2.50	2.58	V
Input Bias Current	V _{FB} = 2.5V	•		1 1 2 2 1	-2	μА
Open Loop Voltage Gain	2 < V ₀ < 4V		65	90		dB
Unity Gain Bandwidth	T _J = 25°C		1	2		MHz
Power Supply Rejection Ratio	12V < V _{CC} < 25V		60			dB
Output Sink Current	V _{PIN 2} = 2.7V, V _{PIN 1} = 1.1V	•	2	6		mA
Output Source Current	V _{PIN 2} = 2.3V, V _{PIN 1} = 5V	•	-0.5	-0.75		mA

ELECTRICAL CHARACTERISTICS (Notes 1, 2)

PARAMETER	CONDITIONS	0	MIN	TYP	MAX	UNITS
Error Amplifier Section (cont'd)	Α+	D4			trem!	Cultura
Output Voltage High Level	V _{PIN 2} = 2.3V, R _L = 15k to GND		5 7 190	5.6	merny (Carx	THE V
Output Voltage Low Level	V _{PIN 2} = 2.7V, R _L = 15k to Pin 8	0 0		0.2	28/9/1.1	polegaV
Current Sense Section	31 SIMOG ATT	101	teer	et Sink Cur	aleO raition	Error Ar
Gain SUMMARY TO HAVE	131 a) Wi		2.85	3.00	3.15	V/V
Maximum Current Sense Input Threshold	V _{PIN 3} < 1.1V		0.90	1.00	1.10	idstegCV
Power Supply Rejection Ratio	10 PM 10 PM	30 t+ of 0)°0	70	246C	dB
Input Bias Current	Design and September of the September of	121)°88	-1	-10	μА
Delay to Output	SARANAS RE		(InsidmA c	30	Resistance	ns
Blanking Time	W/	150°C	one worth	60		ns
Blanking Override Voltage	W	29001.1.		1.5		- N
Output Section	BESTELLE STREET STREET WA	J*061		morron marin		. BVI
Output Low Level	I _{OUT} = 20mA I _{OUT} = 200mA	008	0 sec.)	0.25 0.75	0.4 2.2	ST DES V
Output High Level	I _{OUT} = 20mA I _{OUT} = 200mA	•	12.0 11.75		MA CHEROLOGIC	V
Rise Time	C _L = 1nF, T _J = 25°C	off) C. H	I KEINDI J	30	70	ns
Fall Time	C _L = 1.0nF, T _J = 25°C		SHAITIGUGA	20	60	ns
Output Clamp Voltage	I ₀ = 1mA	•		18	19	V
Under-Voltage Lockout	200 K	nue	- J Amt - d		cost	(a) Chemistra
Start-Up Threshold			15	16	17	V
Minimum Operating Voltage		•	9.0	10	11	V
Hysteresis		THE PERSON NAMED IN	5.5	6.0	willing 2 in	V
PWM	78.6	60	asT hawl soil		minutes V for	Total Outo
Maximum Duty Cycle	T _J = 25°C	20 L 7 43	94		100	%
Minimum Duty Cycle	T _J = 25°C	mis on	ne holeeT	0	plines2	%
Total Device	ns. a				wer Carriet Carrie	thanna Sh
Start-Up Current		•		170	250	μА
Operating Current	274	•	A shi is	13	20	mA


The \bullet denotes those specifications which apply over the full operating temperature range.


Note 1: Unless otherwise specified, $V_{CC} = 15V$, $R_T = 10k$, $C_T = 3.3nF$.


Note 2: Low duty cycle pulse techniques are used during test to maintain junction temperature close to ambient.


4


TYPICAL PERFORMANCE CHARACTERISTICS





















































4

TYPICAL PERFORMANCE CHARACTERISTICS







PIN FUNCTIONS

Pin 1, Compensation: This pin is the output of the Error Amplifier and is made available for loop compensation. It can also be used to adjust the maximum value of the current sense clamp voltage to less than 1V. This pin can source a minimum of 0.5mA (0.8mA typ.) and sink a minimum of 2mA (4mA typ.)

Pin 2, Voltage Feedback: This pin is the inverting input of the Error Amplifier. The output voltage is normally fed back to this pin through a resistive divider. The non-inverting input of the Error Amplifier is internally committed to a 2.5V reference point.

Pin 3, Current Sense: This is the input to the current sense comparator. The trip point of the comparator is set by, and is proportional to, the output voltage of the Error Amplifier.

Pin 4, R_T/C_T: The oscillator frequency and the deadtime are set by connecting a resistor (R_T) from V_{REF} to R_T/C_T and a capacitor (C_T) from R_T/C_T to GND.

The rise time of the oscillator waveform is set by the RC time constant of R_T and C_T . The fall time, which is equal to the output deadtime, is set by a combination of the RC time constant and the oscillator sink current (8.2mA typ.).

Pin 5, GND. late to us all beldesib bus 10 to emit agrand

Pin 6, Output: This pin is the output of a high current totem pole output stage. It is capable of driving up to $\pm 1A$ of current into a capacitive load such as the gate of a MOSFET.

Pin 7, V_{CC}: This pin is the positive supply of the control IC.

Pin 8, Reference: This is the reference output of the IC. The reference output is used to supply charging current to the external timing resistor R_T . The reference provides biasing to a large portion of the internal circuitry, and is used to generate several internal reference levels including the V_{FB} level and the current sense clamp voltage.

Oscillator

The LT1246 is a fixed frequency current mode pulse width modulator. The oscillator frequency and the oscillator discharge current are both trimmed and tightly specified to minimize the variations in frequency and deadtime. The oscillator frequency is set by choosing a resistor and capacitor combination, R_T and C_T. This RC combination will determine both the frequency and the maximum duty cycle. The resistor R_T is connected from V_{RFF} (pin 8) to the R_T/C_T pin (pin 4). The capacitor C_T is connected from the R_T/C_T pin to ground. The charging current for C_T is determined by the value of R_T. The discharge current for C_T is set by the difference between the current supplied by R_T and the discharge current of the LT1246. The discharge current of the device is trimmed to 8.2mA. For large values of R_T discharge time will be determined by the discharge current of the device and the value of C_T. As the value of R_T is reduced it will have more effect on the discharge time of C_T. During an oscillator cycle capacitor C_T is charged to approximately 2.8V and discharged to approximately 1.1V. The output is enabled during the charge time of C_T and disabled, in an off state, during the discharge time of C_T. The deadtime of the circuit is equal to the discharge time of C_T. The maximum duty cycle is limited by controlling the deadtime of the oscillator. There are many combinations of R_T and C_T that will yield a given oscillator frequency, however there is only one combination that will yield a specific deadtime at that frequency. Curves of oscillator frequency and deadtime for various values of R_T and C_T appear in the Typical Performance Characteristics section. Frequency and deadtime can also be calculated using the following formulas:

Oscillator Rise Time:
$$t_r = 0.583 \bullet RC$$

Oscillator Discharge Time:
$$t_d = \frac{3.46 \cdot RC}{0.0164R - 11.73}$$

Oscillator Period:
$$T_{OSC} = t_r + t_d$$

Oscillator Frequency:
$$f_{OSC} = \frac{1}{T_{OSC}}$$

$$\label{eq:maximum Duty Cycle: DMAX} \text{Maximum Duty Cycle: D}_{\text{MAX}} = \frac{t_r}{T_{\text{OSC}}} = \frac{T_{\text{OSC}} - t_d}{T_{\text{OSC}}}$$

The above formulas will give values that will be accurate to approximately $\pm 5\%$, at the oscillator, over the full

operating frequency range. This is due to the fact that the oscillator trip levels are constant versus frequency and the discharge current and initial oscillator frequency are trimmed. Some fine adjustment may be required to achieve more accurate results. Once the final R_T/C_T combination is selected the oscillator characteristics will be repeatable from device to device. Note that there will be some slight differences between maximum duty cycle at the oscillator and maximum duty cycle at the output due to the finite rise and fall times of the output.

Error Amplifier

The LT1246 contains a fully compensated error amplifier with a DC gain of 90dB and a unity gain frequency of 2MHz. Phase margin at unity gain is 80°. The non-inverting input is internally committed to a 2.5V reference point derived from the 5V reference of pin 8. The inverting input (pin 2) and the output (pin 1) are made available to the user. The output voltage in a regulator circuit is normally fed back to the inverting input of the error amplifier through a resistive divider. The output of the error amplifier is made available for external loop compensation. The output current of the error amplifier is limited to approximately 0.8mA sourcing and approximately 6mA sinking.

In a current mode PWM the peak switch current is a function of the output voltage of the error amplifier. In the LT1246 the output of the error amplifier is offset by two diodes (1.4V at 25°C), divided by a factor of three, and fed to the inverting input of the current sense comparator. For output voltages less than 1.4V the duty cycle of the output stage will be zero. The maximum offset that can appear at the current sense input is limited by a 1V clamp. This occurs when the error amplifier output reaches 4.4V at 25°C. The output of the error amplifier can be clamped below 4.4V in order to reduce the maximum voltage allowed across the current sensing resistor to less than 1V. The supply current will increase by the value of the output source current when the output voltage of the error amplifier is clamped.



Current Sense Comparator and PWM Latch

LT1246 is a current mode controller. Under normal operating conditions the output (pin 6) is turned on at the start of every oscillator cycle, coincident with the rising edge of the oscillator waveform. The output is then turned off when the switch current reaches a threshold level proportional to the error voltage at the output of the error amplifier. Once the output is turned off it is latched off until the start of the next cycle. The peak switch current is thus proportional to the error voltage and is controlled on a cycle by cycle basis. The peak switch current is normally sensed by placing a sense resistor in the source lead of the output MOSFET. This resistor converts the switch current to a voltage that can be fed into the current sense input. For normal operating conditions the peak inductor current, which is equal to the peak switch current, will be equal to:

$$I_{PK} = \frac{\left(V_{PIN1} - 1.4V\right)}{\left(3R_{S}\right)}$$

During fault conditions the maximum threshold voltage at the input of the current sense comparator is limited by the internal 1V clamp at the inverting input. The peak switch current will be equal to:

$$I_{PK (MAX)} = \frac{1.0V}{R_S}$$

In certain applications such as high power regulators it may be desirable to limit the maximum threshold voltage to less than 1V in order to limit the power dissipated in the sense resistor or to limit the short circuit current of the regulator circuit. This can be accomplished by clamping the output of the error amplifier. A voltage level of approximately 1.4V at the error amplifier output will give a threshold voltage of OV. A voltage level of approximately 4.4V at the output of the error amplifier will give a threshold level of 1V. Between 1.4V and 4.4V the threshold voltage will change by a factor of one third of the change in the error amplifier output voltage. The threshold voltage will be 0.333V for an error amplifier voltage of 2.4V. To reduce the maximum current sense threshold to less than 1V the error amplifier output should be clamped to less than 4.4V.

Blanking

A unique feature of the LT1246 is the built in blanking circuit at the output of the current sense comparator. A common problem with current mode PWM circuits is erratic operation due to noise at the current sense input. The primary cause of noise problems is the leading edge current spike due to transformer interwinding capacitance and diode reverse recovery time. This current spike can prematurely trip the current sense comparator causing an instability in the regulator circuit. A filter at the current sense input is normally required to eliminate this instability. This filter will in turn slow down the current sense loop. A slow current sense loop will increase the minimum pulse width which will increase the short circuit current in an overload condition. The LT1246 blanks (locks out) the signal at the output of the current sense comparator for a fixed amount of time after the switch is turned on. This prevents the PWM latch from tripping due to the leading edge current spike. The blanking time will be a function of the voltage at the feedback pin (pin 2). The blanking time will be 60ns for normal operating conditions ($V_{FR} = 2.5V$). The blanking time goes to zero as the feedback pin is pulled to OV. This means that the blanking time will be minimized during start-up and also during an output short circuit fault. This blanking circuit eliminates the need for an input filter at the current sense input except in extreme cases. Eliminating the filter allows the current sense loop to operate with minimum delays, reducing peak currents during fault conditions.

Under-Voltage Lockout

The LT1246 incorporates an under-voltage lockout comparator which prevents the internal reference circuitry and the output from starting up until the supply voltage reaches the start-up threshold voltage. The quiescent current, below the start-up threshold, has been reduced to less than 250 μ A (170 μ A typ.). This minimizes the power loss due to the start-up resistor used in off-line converters. In under-voltage lockout both V_{REF} (pin 8) and the Output (pin 6) are actively pulled low by Darlington connected PNP transistors. They are designed to sink a few milliamps of current and will pull down to about 1V. The pull-down transistor at the reference pin can be used to reset the

external soft start capacitor. The pull-down transistor at the output eliminates the external pull-down resistor required, with earlier devices, to hold the external MOSFET gate low during under-voltage lockout.

Output 102 Instructed its salon of sub-possessor offens

The LT1246 incorporates a single high current totem pole output stage. This output stage is capable of driving up to $\pm 1\text{A}$ of output current. Cross-conduction current spikes in the output totem pole have been eliminated. This device is primarily intended for driving MOSFET switches. Rise time is typically 30ns and fall time is typically 20ns when driving a 1.0nF load. A clamp is built into the device to prevent the output from rising above 18V in order to protect the gate of the MOSFET switch. The output is actively pulled low during under-voltage lockout by a Darlington PNP. This PNP is designed to sink several milliamps and will pull the output down to approximately 1V. This active pull-down eliminates the need for the external resistor which was required in older designs.

The output pin of the device connects directly to the emitter of the upper NPN drive transistor and the collector of the lower NPN drive transistor in the totem pole. The collector of the lower transistor, which is n-type silicon, forms a p-n junction with the substrate of the device. The substate of the device is tied to ground. This junction is reverse biased during normal operation. In some applications the parasitic LC of the external MOSFET gate can ring and pull the output pin below ground. If the output pin is pulled negative by more than a diode drop the parasitic diode formed by the collector of the output NPN and the substrate will turn on. This can cause erratic operation of the device. In these cases a Schottky clamp diode is recommended from output to ground.

Reference The Law and the same of the same


The internal reference of the LT1246 is a 5V Bandgap reference, trimmed to within $\pm 1\%$ initial tolerance. The reference is used to power the majority of the internal logic and the oscillator circuitry. The oscillator charging current is supplied from the reference. The feedback pin voltage and the clamp level for the current sense comparator are derived from the reference voltage. The reference can supply up to 20mA of current to power external circuitry. Note that using the reference in this manner, as a voltage regulator, will significantly increase the power dissipation in the device, which will reduce the operating ambient temperature range.

Design/Layout Considerations


LT1246 is a high speed circuit capable of generating pulsed output drive currents of up to 1A peak. The rise and fall time for the output drive current is in the range of 10ns to 20ns. High speed circuit layout techniques must be used to insure proper operation of the device. Do not attempt to use Proto-boards or wire-wrap techniques to breadboard high speed switching regulator circuits. They will not work properly.

Printed circuit layouts should include separate ground paths for the voltage feedback network, oscillator capacitor, and switch drive current. These ground paths should be connected together directly at the ground pin (pin 5) of the LT1246. This will minimize noise problems due to pulsed ground pin currents. V_{CC} should be bypassed, with a minimum of $0.1\mu F$, as close to the device as possible. High current paths should be kept short and they should be separated from the feedback voltage network with shield traces if possible.


EXTERNAL SYNC INPUT OSCILLATOR SYNC NORE THE SYNC AMPLITUDE IS LARGE ENOUGH TO PULL THE BOTTOM OF CT MORE THAN 300mV BELOW GROUND. Soft Start Adjustable Clamp Level with Soft Start



Slope Compensation at I_{SENSE} Pin



Slope Compensation at Error Amp





5V High Efficiency Step-Down Switching Regulator Controller

FEATURES

- Accurate Preset +5V Output
- Up to 90% Efficiency
- Optional Burst Mode for Light Loads
- Can be Used with Many LTC Switching ICs
- Accurate Ultra-Low-Loss Current Limit
- Operates with Inputs from 6V to 30V
- Shutdown Mode Draws Only 15μA
- Uses Small 50µH Inductor

APPLICATIONS

- Laptop and Palmtop Computers
- Portable Data-Gathering Instruments
- DC Bus Distribution Systems
- Battery-Powered Digital Widgets

DESCRIPTION

The LT1432 is a control chip designed to operate with the LT1170/LT1270 family of switching regulators to make a very high efficiency 5V step-down (buck) switching regulator. A minimum of external components is needed.

Included is an accurate current limit which uses only 60mV sense voltage and uses "free" PC board trace material for the sense resistor. Logic controlled electronic shutdown mode draws only $15\mu A$ battery current. The switching regulator operates down to 6V input.

The LT1432 has a logic controlled "burst" mode to achieve high efficiency at very light load currents (0 to 100mA) such as memory keep-alive. In normal switching mode, the standby power loss is about 60mW, limiting efficiency at light loads. In burst mode, standby loss is reduced to approximately 15mW. Output current in this mode is typically in the 5mA to 100mA range.

The LT1432 is available in 8-pin surface mount and DIP packages. The LT1170/LT1270 family will also be available in a surface mount version of the 5-pin TO-220 package. For 3.3V versions contact Linear Technology Corporation.





Figure 1. High Efficiency 5V Buck Converter

ABSOLUTE MAXIMUM RATINGS

V _{IN} Pin	
V ⁺ Pin	
V _C	35V
V _{LIM} and V _{OUT} Pins	7V
Diode Pin Voltage	30V
Mode Pin Current (Note 2)	1mA
Operating Temperature Range	0°C to 70°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 s	sec.) 300°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Regulated Output Voltage	V _C Current = 220μA	•	4.9	5.0	5.10 has	V
Output Voltage Line Regulation	V _{IN} = 6V to 30V	•	zineminten	5	20	mV
Input Supply Current (Note 1)	$V_{IN} = 6V \text{ to } 30V, V^+ = V_{IN} + 5V, V_C = V_{IN} + 1V$	•	201	0.3	0.5	MA mA
Quiescent Output Load Current	Or of Amě ser ni vlisniové		etenhil	0.9	1.2	mA
Mode Pin Current	V _{MODE} = 0V (current is out of pin) V _{MODE} = 5V (shutdown)	•		30 15	50 30	μA μA
Mode Pin Threshold Voltage (Normal to Burst)	I _{MODE} = 10μA (out of pin)	•	0.6	0.9	1.5	V
V _C Pin Saturation Voltage	V _{OUT} = 5.5V (forced)	•		0.25	0.45	V
V _C Pin Maximum Sink Current	V _{OUT} = 5.5V (forced)	•	0.45	0.8	1.5	mA
V _C Pin Source Current	V _{OUT} = 4.5V (forced)	•	40	60	100	μА
Current Limit Sense Voltage (Note 3)	Device in Current Limit Loop		56	60	64	mV
V _{LIM} Pin Current	Device in Current Limit Loop (current is out of pin)	•	30	45	70	μА
Supply Current in Shutdown	$V_{MODE} > 3V$, $V_{IN} < 30V$, V_{C} and $V^{+} = 0V$	•	140	15	60	μА
Burst Mode Output Ripple	Device in Burst Test Circuit			100	0	mV _{p-p}
Burst Mode Average Output Voltage	Device in Burst Test Circuit	•	4.8	5	5.2	V
Clamp Diode Forward Voltage	I _F = 1mA, All Other Pins Open	•	4-1	0.5	0.65	V
Startup Drive Current	$V_{OUT} = 2.5V$ (forced), $V^+ = 5V$ to 25V, $V_{IN} = 6V$ to 26V, $V^+ = V_{IN} - 1V$, $V_C = V_{IN} - 1.5V$	•	30	45	10	mA
Restart Time Delay	(Note 4)		1	1.8	10	ms
Transconductance, Output to V _C Pin	I _C = 150 μA to 250 μA	•	1500	2000	2800	μmho

The $\ensuremath{\bullet}$ denotes specifications which apply over the operating temperature range.

Note 1: Does not include current drawn by the LT1070 IC. See operating parameters in standard circuit.

Note 2: Breakdown voltage on the mode pin is 7V. External current must be limited to value shown.

Note 3: Current limit sense voltage temperature coefficient is +0.33%/°C to match TC of copper trace material.

Note 4: VouT pin switched from 5.5Vto 4.5V.



ELECTRICAL CHARACTERISTICS

Operating parameters in standard circuit configuration.

 $V_{IN} = +12V$, $I_{OUT} = 0$, unless otherwise noted. These parameters guaranteed where indicated, but not tested.

PARAMETER (MISSINGRAM)	CONDITIONS	MI	N TYP	MAX	UNITS
Burst Mode Quiescent Input Supply Current		W. C. P	1.3	1.8	mA
Burst Mode Output Ripple Voltage	I _{OUT} = 0 I _{OUT} = 50mA		100 130	min?	mV _{p-p} mV _{p-p}
Normal Mode Equivalent Input Supply Current	Extrapolated from I _{OUT} = 20mA		6		mA
Normal Mode Minimum Operating Input Voltage	100mA < I _{OUT} < 1.5A		6	I = dan / I	V
Burst Mode Minimum Operating Input Voltage	5mA < I _{OUT} < 50mA	A BLOOM	6.2		V
Efficiency	Normal Mode I _{OUT} = 0.5A Burst Mode I _{OUT} = 25mA	3	91 77		% %
Load Regulation	Normal Mode 50mA < I _{OUT} < 2A Burst Mode 0 < I _{OUT} < 50mA		10 50	25	mV mV

EQUIVALENT SCHEMATIC





Figure 2


4

TYPICAL PERFORMANCE CHARACTERISTICS




4

TYPICAL PERFORMANCE CHARACTERISTICS



* TO CALCULATE TOTAL BATTERY CURRENT IN BURST MODE, MULTIPLY LOAD CURRENT BY INCREMENTAL FACTOR AND ADD NO-LOAD CURRENT.



Current


4000


Gm = \(\frac{\lambda(V_C PIN)}{\Delta VOUT} \)


40 0 25 50 75 100


JUNCTION TEMPERATURE (°C)


Transconductance - Vout to Vc














Basic Circuit Description

The LT1432 is a dedicated 5V buck converter driver chip intended to be used with an IC switcher from the LT1070 family. This family of current mode switchers includes current ratings from 1.25A to 10A, and switching frequencies from 40kHz to 100kHz as shown in the table below.

DEVICE	SWITCH CURRENT	FREQUENCY	OUTPUT CURRENT IN BUCK CONVERTER
LT1270A	10A	60kHz	7.5A
LT1270	8A	60kHz	6A
LT1170	5A	100kHz	3.75A
LT1070	5A	40kHz	3.75A
LT1271	4A	60kHz	3A
LT1171	2.5A	100kHz	1.8A
LT1071	2.5A	40kHz	1.8A
LT1172	1.25A	100kHz	0.9A
LT1072	1.25A	40kHz	0.9A

The maximum load current which can be delivered by these chips in a buck converter is approximately 75% of their switch current rating. This is partly due to the fact that buck converters must operate at very high duty cycles when input voltage is low. The "current mode" nature of the LT1070 family requires an internal reduction of peak current limit at high duty cycles, so these devices are rated at only 80% of their full current rating when duty cycle is 80%. A second factor is inductor ripple current, half of which subtracts from maximum available load current. See Inductor Selection for details. The LT1070 family was originally intended for topologies which have the negative side of the switch grounded, such as boost converters. It has an extremely efficient quasi-saturating NPN switch which mimics the linear resistive nature of a MOSFET but consumes much less die area. Driver losses are kept to a minimum with a patented adaptive antisat drive that maintains a forced beta of 40 over a wide range of switch currents. This family is attractive for high efficiency buck converters because of the low switch loss, but to operate as a positive buck converter, the ground pin of the IC must be floated to act as the switch output node. This requires a floating power supply for the chip and some means for level shifting the feedback signal. The LT1432 performs these functions as well as adding current limiting, micropower shutdown, and dual mode operation for high conversion efficiency with both heavy and very light loads.

The circuit in Figure 1 is a basic 5V positive buck converter which can operate with input voltage from 6V to 30V. The power switch is located between the V_{SW} pin and GND pin on the LT1271. Its current and duty cycle are controlled by the voltage on the V_C pin with respect to the GND pin. This voltage ranges from 1V to 2V as switch current increases from zero to full scale. Correct output voltage is maintained by the LT1432 which has an internal reference and error amplifier (see Equivalent Schematic in Figure 2). The amplifier output is level shifted with an internal open collector NPN to drive the V_C pin of the switcher. The normal resistor divider feedback to the switcher feedback pin cannot be used because the feedback pin is referenced to the GND pin, which is switching up and down. The feedback pin (FB) is simply bypassed with a capacitor. This forces the switcher V_C pin to swing high with about 200µA sourcing capability. The LT1432 V_C pin then sinks this current to control the loop. Transconductance from the regulator output to the V_C pin current is controlled to approximately 2000 umhos by local feedback around the LT1432 error amplifier (S2 closed in Figure 2). This is done to simplify frequency compensation of the overall loop. A word of caution about the FB pin bypass capacitor (C6): this capacitor value is very non-critical, but the capacitor must be connected directly to the GND pin or tab of the switcher to avoid differential spikes created by fast switch currents flowing in the external PCB traces. This is also true for the frequency compensation capacitors C4 and C5. C4 forms the dominant loop pole with a loop zero added by R1. C5 forms a higher frequency loop pole to control switching ripple at the V_C pin.

A floating 5V power supply for the switcher is generated by D2 and C3 which peak detect the output voltage during switch "off" time. The diode used for D2 is a low capacitance type to avoid spikes at the output. Do not substitute a Schottky diode for D2 (they are high capacitance). This is a very efficient way of powering the switcher because power drain does not increase with regulator input voltage. However, the circuit is not self-starting, so some means must be used to start the regulator. This is performed by the internal current path of the LT1432 which allows current to flow from the input supply to the V⁺ pin during startup.

D1, L1 and C2 act as the conventional catch diode and output filter of the buck converter. These components should be selected carefully to maintain high efficiency and acceptable output ripple. See other sections of this data sheet for detailed discussions of these parts.

Current limiting is performed by R2. Sense voltage is only 60mV to maintain high efficiency. This also reduces the value of the sense resistor enough to utilize a printed circuit board trace as the sense resistor. The sense voltage has a positive temperature coefficient of 0.33%/°C to match the temperature coefficient of copper. See Current Limiting section for details.

The basic regulator has three different operating modes, defined by the mode pin drive. Normal operation occurs when the mode pin is grounded. A low quiescent current "burst" mode can be initiated by floating the mode pin. Input supply current is typically 1.3mA in this mode, and output ripple voltage is 100mV_{p-p} . Pulling the mode pin above 2.5V forces the entire regulator into micropower shutdown where it typically draws less than $20\mu\text{A}$. See Mode Pin Drive for details.

Efficiency

Efficiency in normal mode is maximum at about 500mA load current, where it exceeds 90%. At lower currents, the operating supply current of the switching IC dominates losses. The power loss due to this term is approximately $8mA \times 5V$, or 40mW. This is 4% of output power at a load current of 200mA. At higher load currents, losses in the switch, diode, and inductor series resistance begin to increase as the square of current and quickly become the dominant loss terms.

Loss in inductor series resistance;

$$P = R_S (I_{OUT})^2$$

Loss in switch on resistance;

$$P = \frac{V_{OUT}(R_{SW})(I_{OUT})^2}{V_{IN}}$$

Loss in switch driver current;

$$P = \frac{I_{OUT}(V_{OUT})^2}{40V_{IN}}$$

Diode loss;

$$P = \frac{V_F (V_{IN} - V_{OUT})(I_{OUT})}{V_{IN}}$$

(Use $V_F vs I_F$ graph on diode data sheet, assuming $I_F = I_{OUT}$)

R_S = Inductor series resistance

R_{SW} = Switch resistance of LT1271, etc.

I_F = Diode current

 V_F = Diode forward voltage at $I_F = I_{OUT}$

Inductor core loss depends on peak-to-peak ripple current in the inductor, which is independent of load current for any load current large enough to establish continuous current in the inductor. Believe it or not, core loss is also independent of the physical size of the core. It depends only on core material, inductance value, and switching frequency for fixed regulator operating conditions. Increasing inductance or switching frequency will reduce core loss, because of the resultant decrease in ripple current. For high efficiency, low loss cores such as ferrites or Magnetics Inc. molypermalloy or KoolMu are recommended. The lower cost Type 52 powdered iron from Phillips is acceptable only if larger inductance is used and the increased size and slight loss in efficiency is acceptable. In a typical buck converter using the LT1271 (60kHz) with a 12V input, and a 50µH inductor, core loss with a Type 52 powdered iron core is 203mW. A molypermallov core reduces this figure to 28mW. With a 1A output, this translates to 4% and 0.56% core loss respectively – a big difference in a high efficiency converter. For details on inductor design and losses, see Application Note 44.

What are the benefits of using an active (synchronous) switch to replace the catch diode? This is the trendy thing to do, but calculations and actual breadboards show that the improvement in efficiency is only a few percent at best. This can be shown with the following simplified formulas:

$$Diode Loss = \frac{V_F(V_{IN} - V_{OUT})(I_{OUT})}{V_{IN}}$$

FET Switch Loss =
$$\frac{(V_{IN} - V_{OUT})(R_{SW})(I_{OUT})^2}{V_{IN}}$$

(Ignoring gate drive power)

The change in efficiency is:

$$\frac{\text{(Diode Loss - FET Loss)(Efficiency)}}{\text{(V_{IN})(V_{OUT})}}^2$$

This is equal to:

$$\frac{\left(V_{\text{IN}}-V_{\text{OUT}}\right)\!\!\left(V_{\text{F}}-R_{\text{FET}}\times\ I_{\text{OUT}}\right)\!\!\left(E\right)^{2}}{\left(V_{\text{IN}}\right)\!\!\left(V_{\text{OUT}}\right)}$$

If V_F (diode forward voltage) = 0.45V, V_{IN} = 10V, V_{OUT} = 5V, R_{FET} = 0.1 Ω , I_{OUT} = 1A, and efficiency = 90%, the improvement in efficiency is only:

$$\frac{(10V - 5V)(0.45V - 0.1\Omega \times 1A)(0.9)^2}{(10V)(5V)} = 2.8\%$$

This does not take FET gate drive losses into account, which can easily reduce this figure to less than 2%. The added cost, size, and complexity of a synchronous switch configuration would be warranted only in the most extreme circumstances.

Burst mode efficiency is limited by quiescent current drain in the LT1432 and the switching IC. The typical burst mode zero-load input power is 27mW. This gives about one month battery life for a 12V, 1.2AHr battery pack. Increasing load power reduces discharge time proportionately. Full shutdown current is only about $15\mu A$, which is considerably less than the self-discharge rate of typical batteries.

Burst Mode Operation

Burst mode is initiated by allowing the mode pin to float, where it will assume a DC voltage of approximately 1V. If AC pickup from surrounding logic lines is likely, the mode pin should be bypassed with a 200pF capacitor. Burst mode is used to reduce quiescent operating current when the regulator output current is very low, as in "sleep" mode

in a lap-top computer. In this mode, hysteresis is added to the error amplifier to make it switch on and off, rather than maintain a constant amplifier output. This forces the switching IC to either provide a rapidly increasing current or to go into full micropower shutdown. Current is delivered to the output capacitor in pulses of higher amplitude and low duty cycle rather than a continuous stream of low amplitude pulses. This maximizes efficiency at light load by eliminating quiescent current in the switching IC during the period between bursts.

The result of pulsating currents into the output capacitor is that output ripple amplitude increases, and ripple frequency becomes a function of load current. The typical output ripple in burst mode is 150mVp-p, and ripple frequency can vary from 50Hz to 2kHz. This is not normally a problem for the logic circuits which are kept "alive" during sleep mode.

Some thought must be given to proper sequencing between normal mode and burst mode. A heavy (>100mA) load in burst mode can cause excessive output ripple, and an abnormally light load (10mA to 30mA, see curves) in normal mode can cause the regulator to revert to a guasiburst mode that also has higher output ripple. The worst condition is a sudden, large increase in load current (>100mA) during this quasi-burst mode or just after a switch from burst mode to normal mode. This can cause the output to sag badly while the regulator is establishing normal mode operation (100µs). To avoid problems, it is suggested that the power-down sequence consist of reducing load current to below 100mA, but greater than the minimum for normal mode, then switching to burst mode, followed by a reduction of load current to the final sleep value. Power-up would consist of increasing the load current to the minimum for normal mode, then switching to normal mode, pausing for 1ms, followed by return to full load.

If this sequence is not possible, an alternative is to minimize normal mode settling time by adding a $47k\Omega$ resistor between V⁺ and V_C pins. The output capacitor should be increased to >680 μ F and the compensation capacitors should also be as small as possible, consistent with adequate phase margin. These modifications will

often allow the power-down sequence to consist of simultaneous turn-off of load current and switch to burst mode. Power-up is accomplished by switching to normal mode and simultaneously increasing load current to the lowest possible value (30mA to 500mA), followed by a short pause and return to full load current.

Full Shutdown

When the mode pin is driven high, full shutdown of the regulator occurs. Regulator input current will then consist of the LT1432 shutdown current (\approx 15 μ A) plus the switch leakage of the switching IC (\approx 1 μ A to 25 μ A). Mode input current (\approx 15 μ A at 5V) must also be considered. Startup from shutdown can be in either normal or burst mode, but one should always check startup overshoot, especially if the output capacitor or frequency compensation components have been changed.

Switching Waveforms in Normal Mode

The waveforms in Figures 3 through 10 were taken with an input voltage of 12V. Figure 3 shows the classic buck converter waveforms of switch output voltage (5V/DIV) at the top and switch current (1A/DIV) underneath, at an output current of 2A. The regulator is operating in "continuous" mode as evidenced by the fact that switch current does not start at zero at switch turn-on. Instead, it jumps to an initial value, then continues to slope upward during the duration of switch on time. The slope of the current waveform is determined by the difference between input and output voltage, and the value of inductor used.

$$\frac{dI}{dt} = \frac{\left(V_{IN} - V_{OUT}\right)}{L}$$

According to theory, the average switch current during switch on time should be equal to the 2A output current and this is confirmed in the photograph. The peak switch current, however, is about 2.4A. This peak current must be considered when calculating maximum available load current because both the LT1432 and the LT1070 family current limit on instantaneous switch current.




Figure 3




Figure 4




Figure 5

Note that the switch output voltage is nearly identical to the 12V input during switch on time, a necessary requirement for high efficiency, and indicative of an efficient switch topology. Also note the fast, clean edges on the switching waveforms, an additional requirement for high efficiency. The "overlap time" of switch current and voltage, which leads to AC switching losses, is only 10ns.

Figure 4 shows the same waveforms when load current has been reduced to 0.25A, and Figure 5 is at 25mA (note the scale change for current in Figure 5). The regulator is now into discontinuous mode as shown by the fact that switch current has no initial jump, but starts its upward slope from zero. This implies that the inductor current has dropped to zero during switch off time, and that is shown by the "ringing" waveform on the rising edge of switch voltage. The switch has not yet been turned on, but the voltage at its output rises and rings as the "input" end of the inductor tries to settle to the same voltage as its "output" end (5V).

This ringing is not an oscillation. It is the result of stored energy in the catch diode capacitance. This energy is transferred to the inductor as the inductor voltage attempts to rise to 5V. The inductor and diode capacitance tank circuit continues to ring until the stored energy is dissipated by losses in the core and parasitic resistances. The relatively undamped nature in this case is good because it shows low losses and that translates to high efficiency. EMI is not increased by operating in this mode.

Figure 6 shows input capacitor current (1A/DIV) with I_{OUT} = 2A. The theoretical peak-to-peak value (ignoring sloping waveforms) is equal to output current, and this is indeed what the top waveform shows. The RMS value is approximately equal to one half output current. This is a major consideration because the physical size of a capacitor with 1A ripple current rating may make it the largest component in the regulator (see output capacitor section). Clever desigers may hit on the idea of utilizing battery impedance or remote input capacitors to divert some of the current away from the actual local capacitor to reduce its size. This is not too practical as shown by the middle waveform in Figure 6, which shows input capacitor current when an additional large capacitor is added about 6" away from the




Figure 6. Input Capacitor Current




Figure 7. Output Capacitor Ripple Current

local capacitor. The wiring inductance and parasitic resistance limit the shunting effect and local capacitor current is reduced only slightly, the bottom waveform shows input capacitor current with output current reduced to 0.25A.

Figure 7 shows output capacitor ripple current at loads of 2A, 0.25A, and 25mA respectively starting from the top. Note that ripple current is independent of load current until the load drops well into the discontinuous region. The small steps superimposed on the triangular ripple are caused by loading of the diode which pumps the power supply capacitor on the LT1271. Amplitude of the ripple current is about 0.7Ap-p in this case, or approximately

0.2A RMS. Theoretically the output capacitor size would be minimized by using one which just met this ripple current, but in practice, this would yield such high output ripple voltage that an additional output filter would have to be added. A better solution in the case of buck converters is usually just to increase the size of the output capacitor to meet output ripple voltage requirements.




Figure 8. Output Ripple Current




Figure 9. Diode Current

Figure 8 shows output ripple voltage at the top and switch current below. Peak-to-peak ripple voltage is 80mV. This implies an output capacitor effective series resistance (ESR) of $80\text{mV}/0.7\text{A} = 0.11\Omega$. Capacitor ESR varies significantly with temperature, increasing at low tempera-

tures, so be sure to check ESR ratings at the lowest expected operating temperature. Ripple voltage can be reduced by increasing the inductor value, but this has rapidly diminishing returns because of typical size restraints.

Figure 9 shows diode current under normal load conditions of 2A, and with the output shorted. Current limit has been set at 3A. Average diode current at $I_{OUT} = 2A$ is only about 1A because of duty cycle considerations. Under short circuit conditions, duty cycle is nearly 100% for the diode (switch duty cycle is near zero), and diode average current is nearly 3A. Designs which must tolerate continuous short circuit conditions should be checked carefully for diode heating. Foldback current limiting can be used if necessary.

Figure 10 shows inductor current (0.5A/DIV) with a 2A and 100mA load. Average inductor current is always equal to output current, but it is obvious that with 100mA load, inductor current drops to zero for part of the switching cycle, indicating dicontinuous mode. When selecting an inductor, keep in mind that RMS current determines copper losses, peak-to-peak current determines core loss, and peak current must be calculated to avoid core saturation. Also, remember that during short circuit conditions, inductor current will increase to the full current limit value. Inductor failure is normally caused by overheating of the winding insulation with resultant turn-to-turn shorts. Foldback current limiting will be helpful.




Figure 10. Inductor Current



Switching Waveforms in Burst Mode

In burst mode, the LT1432 amplifier is converted to a comparator with hysteresis. This causes its V_C pin current drive to be either zero (output low), or full "on" at about 0.8mA (output high). The LT1271 therefore is either driven to full on condition or forced into complete micropower shutdown. This makes a dramatic reduction in quiescent current losses because the switching regulator chip draws supply current only during the relatively short "on" periods. This burst mode results in a battery drain of only 1.2mA with zero output load, even though the nominal quiescent current of the switcher chip is 7mA. This low battery drain is accomplished at the expense of higher output ripple voltage, but the ripple is still well within the normal requirements for logic chips.

Figure 11 shows burst mode output ripple at load currents of 0 (top trace), and 50mA (bottom trace). Ripple amplitude is nominally set by the 100mV hysteresis built into the LT1432, but in most applications, other effects come into play which can significantly modify this value. The first is delay in turning off the switcher. This causes the output to overshoot slightly and therefore increases output ripple. Delay is caused by the compensation capacitors used to maintain a stable loop in the normal mode. Another effect, however, is the ESR of the output capacitor. The surge current from the switcher creates a step across the capacitor ESR which prematurely trips the LT1432 comparator. reducing ripple amplitude. A second delay occurs in turning the switcher back on when the output falls below its lower level. This delay is somewhat longer, but because the output normally falls at a much slower rate than it rises. this delay is not significant until output current exceeds 10mA. Falling rate is set by the output capacitor (including any secondary filter capacitor), and the actual load current, $dV_{OUT}/dt = I_{OUT}/C_{OUT}$. The slope in the top traces implies a load current of approximately 2mA. This is the sum of the 1mA output quiescent current of the LT1432 and the 1mA drawn by the V_C pin and shunted through the internal Schottky diode during the switcher "off" period.

The bottom trace at I_{OUT} = 50mA shows increased ripple caused by turn-on delay. Note that ripple frequency has increased from 50Hz to about 600Hz and amplitude has




Figure 11. Burst Mode Output Ripple Voltage




Figure 12. Burst Mode Output Ripple Voltage

more than doubled. Figure 12 shows the same conditions except that a $47 k\Omega$ resistor is connected from the LT1271 V_{IN} pin to the V_C pin to provide more start-up current. These additions reduce ripple amplitude at 50mA load current to a value only slightly higher than the no-load condition.

Although it is difficult to see in Figures 11 and 12, there is a narrow spike on the leading edge of the ripple caused by the burst current and capacitor ESR. Figure 13 shows this spike in more detail, both with and without an output filter.

4

APPLICATIONS INFORMATION




Figure 13




Figure 14. PC trace Current Limit Sense Resistor with Kelvin Contacts

Time scale has been expanded to $50\mu s/DIV$. The spike consists of several switching cycles of the LT1271 as shown in the lower trace. In the upper trace, the output filter has smoothed the switching frequency content of the spike, but the actual spike amplitude is only modestly reduced. Increasing the output filter constants from $10\mu H$ and $220\mu F$ to $20\mu H$ and $330\mu F$ would eliminate most of the spike.

Current Limiting arous avail for ob asset seeds eausped

The LT1432 has true switching current limit with a sense voltage of 60mV. This low sense voltage is used to maintain high efficiency with normal loads and to make it possible to use the printed circuit board trace material as the sense resistor. The sense resistor value must take ripple current into account because the LT1432 limits on the peak of the inductor ripple current. Errors in the sense resistor must also be allowed for.

$$R_{SENSE} = \frac{V_{SENSE}}{I_{MAX}(1.2) * + \frac{I_{RIP}}{2}}$$

R_{SENSE} = Required sense resistor

 $V_{SENSE} = 60 \text{mV}$

 I_{MAX} = Maximum load current, including any surge longer than $50\mu s$

* 1.2 is a fudge factor for errors in R_{SENSE} and V_{SENSE}.

$$\frac{I_{RIP}}{2}$$
 = 1/2 Peak to Peak Inductor Ripple Current

$$=\frac{V_{OUT}(V_{IN}-V_{OUT})}{2V_{IN}(f)(L)}$$

f = Frequency

L = Inductance

Use V_{IN} maximum

Example: $I_{MAX} = 2A$, f = 60kHz, maximum $V_{IN} = 15V$, $L = 50\mu H$;

$$\frac{I_{RIP}}{2} = \frac{5(15-5)}{2(15)(60E^3)(50E^{-6})} = 0.55A$$

$$R_{SENSE} = \frac{60mV}{2A(1.2) + 0.55A} = 0.020$$

The formula for R_{SENSE} shows a 1.2 multiplier term in the denominator which makes typical current limit 20% above full load current. This accounts for small errors in the PCB trace resistance. Trace resistance errors are kept to a minimum by using internal traces (on multilayer boards)

because these traces do not have errors caused by plating operations. The suggested trace width for 1/2oz foil is 0.03" for each 1A of current limit to keep trace temperature rise reasonable. 3A current limit would require the width to be 0.09". 1oz foil can reduce trace width to 0.02" per amp. Inductance in the trace is not critical so the trace can be wound serpentine or any other shape that fits available space. Kelvin connections should be used as shown in Figure 14 to avoid errors due to termination resistance.

The length of the sense resistor trace can be calculated from:

Length =
$$\frac{W(R_{SENSE})}{R_{GU}}$$
Inches

W = width of copper trace (0.03" per amp for 1/2oz copper foil)

 R_{CU} = resistivity of PCB trace, expressed as Ω per square. It is found by calculating the resistance of a section of trace with equal length and width. For typical 1/2oz material, R_{CU} is approximately $1m\Omega$ per square. In the example shown above, with width = 2A times 0.03" = 0.06";

Length =
$$\frac{0.06(0.02)}{0.001}$$
 = 1.2 Inches

Current limiting maintains true switching action, but power dissipation in the IC switch and catch diode will shift depending on output voltage. At output voltages near the correct regulated value, power will be distributed between switch and the diode according to the usual calculations. Under short circuit conditions, switch duty cycle will drop to a very low value, and power will concentrate in the diode, which will be running at near 100% duty cycle. If continuous shorts must be tolerated, the catch diode must be sized to handle the full current limit value, or foldback current can be used.

Foldback Current Limiting

Foldback current limiting makes the short circuit current limit somewhat lower than the full load current limit to reduce component stress under short circuit conditions. This is shown in Figure 15 with the addition of R3 and R4. The voltage drop across R3 adds to the 60mV current limit




Figure 15. Adding Foldback Current Limiting

voltage. This extra sense voltage is set by output voltage and R4 under normal loads, but drops to near zero when the output is shorted.

The $40\mu A$ bias current flowing out of the V_{LIM} pin must be accounted for when calculating a value for R4. This current flows through R3, causing a 4mV *decrease* in sense voltage for R3 = $100\Omega.$ The following formulas define current limit conditions:

Current limit at VOLIT = 5V

$$= \frac{60\text{mV} - I_B(\text{R3}) + \left(V_{\text{OUT}}\right)\!\left(\frac{\text{R3}}{\text{R4}}\right) - \left(R_{\text{SENSE}}\right)\!\left(\frac{I_{\text{RIP}}}{2}\right)}{R_{\text{SENSE}}}$$

Short Circuit Current =
$$\frac{60\text{mV} - I_B(R3)}{R_{SENSE}}$$

$$R_{SENSE} = \frac{V_{LIM}}{I_{MAX}(1.2)}$$

$$R4 = \frac{V_{OUT}(R3)}{V_S - 60mV + I_B(R3) + (R_{SENSE})\left(\frac{I_{RIP}}{2}\right)}$$

 V_S = Desired full load sense voltage. I_{MAX} = Peak load current (for any time greater than $50\mu s$)

I_B = V_{LIM} pin bias current (≈40mA)

To maintain high efficiency and avoid any startup problems with loads that have non-linear V/I characteristics, a 100mV (average) sense voltage is suggested for foldback current limiting. The suggested value for R3 is 100Ω . This is a compromise value to keep errors due to V_{LIM} bias current low, and to minimize current drain on the output created by the R3/R4 path. From the previous design example, with $I_{MAX} = 2A$ and $I_{RIP}/2 = 0.55A$, and assuming R3 = 100Ω , $V_{LIM} = 100$ mV:

$$R_{SENSE} = \frac{100mV}{2A(1.2)} = 0.042\Omega$$

R4 =
$$\frac{5V(100\Omega)}{100mV - 60mV + 100\Omega(40\mu A) - 0.042(0.55)}$$
$$= 7.45k\Omega$$

Current limit at VOLIT = 5V

$$= \frac{60\text{mV} - 40\mu\text{A}(100\Omega) + 5\text{V}\left(\frac{100}{7.45\text{k}}\right)(0.042)(0.55)}{0.042\Omega}$$

= 2.38A

Current limit (output shorted)

$$=\frac{60mV-100\Omega\Big(40\mu A\Big)}{0.042\Omega}=1.33A$$

Minimum Input Voltage

Minimum input voltage for a buck converter using the LT1432 is actually limited by the IC switcher used with it. There are three factors which contribute to the minimum voltage. At very light loads, the charge pump technique used to provide the floating power for the switcher chip is unable to provide sufficient current. See Figure 16 for the minimum load required as a function of input voltage when operating in the normal mode.

At moderate to heavy loads, switch on-resistance and maximum duty cycle will limit minimum input voltage. Graphs in the Typical Performance Characteristics section show minimum input voltage as a function of load current. At moderate loads, maximum switch duty cycle is the limiting factor. The LT1070 family, operating at 40kHz has a maximum duty cycle of about 94%. The LT1170 family runs at 100kHz and has a maximum duty cycle of 90%. The LT1270 and LT1271 operate at 60kHz with a maximum duty cycle of 92%. The curves were generated using the expected worst case duty cycle for these devices over the commercial operating temperature range (0°C to 100°C junction temperature). Note that the lower frequency devices will operate at lower input voltage because of their higher duty cycle. These devices will require larger inductors, however. (Yet another example of the universal "no free lunch" syndrome).

At heavy loads, switch on-resistance increases minimum input voltage. With an LT1071 for instance, minimum input is 6.1V at 1A load, but increases to 6.3V at 2A load. If absolute minimum input voltage is needed, use lower frequency devices with higher current rating than is actually needed. The LT1070, for instance, operates down to 6.15V at 2A. Current limit is defined by the LT1432, so higher current switchers used in lower current applications do not degrade performance or reliability.

Minimum Load Current in Normal Mode

There is a minimum load current requirement in normal mode. This is caused by the necessity to "pump" the IC switcher floating power supply capacitor during switch "off" time. This pumping current comes from inductor current, so load current must not be allowed to drop too low, or the floating bias supply for the switcher will collapse. Minimum load current is a function of input voltage as shown in Figure 16.




Figure 16. Minimum Normal Mode Load Current

Inductor Selection

Inductor selection would be easy if money and space didn't count. Unfortunately, these two factors usually count the most, and compromises must be made. High efficiency converters generally cannot afford the core loss found in low cost powdered iron cores, forcing the use of more expensive cores such as ferrite, molypermalloy, or KoolMµ. Actual core loss is independent of core size for a fixed inductor value, but it is very dependent on inductance

selected. As inductance increases, core loss goes down. Unfortunately, increased inductance requires more turns of wire and therefore copper loss will increase. The trick is to find the smallest inductor whose inductance is high enough to limit core loss, and whose series resistance is low enough to limit copper loss. Historically, inductor manufacturers have a tendency to be ultra conservative when designing inductors, and unless you are very specific about your constraints and requirements, they will more often than not come up with a unit which is 50% larger than the optimum. Part of this is due to manufacturing considerations. The trade-off of core loss and copper loss is optimized by "filling the winding window" with wire, but especially for toroids this can require more expensive winding techniques than the widely used "single layer" design. The lesson here is to spend time with the manufacturer exploring the cost trade-offs of different inductor designs. The following guidelines may be helpful in this regard.

1. For most buck converter applications using the LT1070, LT1170, or LT1270 families of parts at 40kHz to 100kHz, inductor value will be in the range of $25\mu H$ to $200\mu H$. The lower values would be used for higher output currents and/or higher frequencies, with higher values used for low output current, low frequency applications. Lower inductance obviously means smaller size, but at some point the core loss will begin to hurt, or the large peak-to-peak inductor currents will cause high output ripple voltage or limit available output current. The following formula is a rough guide for picking an initial inductor value:

$$L = \frac{10008}{(I_{MAX})(f)}$$
 or an absolute suggestion of pulling and position and pulling and position and pulling and pulli

 I_{MAX} = maximum load current, including surges f = switching frequency

This formula assumes that a switcher IC is selected which has a maximum switch current of 1.5 to 2.5 times maximum load current. For a 2.5A design using the LT1271 at 60kHz, L would calculate to 53μ H. This formula is very arbitrary, so do not hesitate to modify the calculated value by as much as 2:1 if the need arises. Keep in mind that all the IC switchers have a peak current rating which is a

function of duty cycle. Care must be taken to ensure that the sum of output current plus 1/2 inductor p-p ripple current does not exceed the switch current limit at the highest duty cycle (lowest input voltage).

Duty Cycle (maximum)
$$= \frac{V_{OUT} + Vf}{V_{IN(MIN)}}$$
Vf = Diode forward voltage
$$1/2 \text{ p-p Ripple Current} = \frac{(V_{OUT})(V_{IN} - V_{OUT})}{2(V_{IN})(f)(L)}$$

A 2.5A design using an LT1271 at 60kHz, with a minimum input voltage of 7V and a 50μ H inductor, would have a maximum duty cycle of (5 + 0.5)/7 = 79%. 1/2 p-p ripple current would be:

$$\frac{(5)(7+2-5)}{2(7+2)(60E^3)(50E^{-6})} = 0.37A$$

(Use minimum V_{IN} +2V)

Output current plus 1/2 ripple current = 2.5 + 0.37 = 2.9A. The switch current rating for the LT1271 is shown on the data sheet as 4A for duty cycle below 50% and 2.67 (2-DC) for duty cycles greater than 50%. With DC = 79%, switch current rating would be 2.67 (2-0.79) = 3.23A, so this meets the guidelines. It should be noted that if normal running load current conditions result in switch currents that are close to the maximum switch ratings, efficiency will drop. Switch voltage loss at maximum switch current rating is typically 0.7V, and this represents a significant loss, especially at low input voltages. In most laptop computer designs, surge currents from hard or floppy disks require an oversized switcher, so normal running currents are typically less than one half rated switch current and efficiency is high except during the short surge periods.

2. Ferrite designs have very low core loss, so design goals can concentrate on copper loss and preventing saturation. The downside is that the finished unit will almost surely be larger than a molypermalloy toroid design because of the basic topological limitations of the ferrite/bobbin arrangement. Newer low-profile ferrite cores are even less space efficient than older configurations.

Cost may also be higher. Ferrite core material saturates "hard," which means that inductance collapses abruptly when peak design current is exceeded. This may be a problem in current limit or if peak load requirements are not well characterized.

3. Molypermalloy (from Magnetics, Inc.) is a very good, low loss core material for toroids, but it is (naturally) rather expensive. A reasonable substitute is KoolM μ (same manufacturer). Toroids are very space efficient, especially when you can convince the manufacturer to use several layers of wire. Because they generally lack a bobbin, mounting is more difficult. Newer designs for surface mount are available (Coiltronics), which are nested in a ring that does not increase the height significantly.

Catch Diode

The catch diode carries load current only during switch "off" time. Its average current is therefore dependent on switch duty cycle. At high input voltages, the diode conducts most of the time, and as V_{IN} approaches V_{OUT} , it conducts only a small fraction of the time. The current rating of the diode should be higher than maximum load current for two reasons. First, conservative diode current improves efficiency because the diode forward voltage is lower, and second, short circuit conditions result in near 100% diode duty cycle at currents higher than full load unless some form of foldback current limiting is used. Schottky diodes are a must for their low forward drop and fast switching times.

Maximum diode reverse voltage is equal to maximum input voltage. However, do not over-specify the diode for breakdown voltage. Schottky diodes are made with lighter silicon doping as breakdown ratings increase. This gives higher forward voltage and degrades regulator efficiency. An MBR350 (3A, 50V) has almost 100mV higher forward voltage than the MBR330 (3A, 30V).

Diode current ratings are predicated on proper thermal mounting techniques. Check the manufacturers assumptions carefully before assuming that a 3A diode is actually capable of carrying 3A continuously. Pad size may have to be larger than normal to meet the mounting requirements for full current capability.

Input Supply Bypass Capacitor

The input capacitor on a step-down (buck) switching regulator must handle switching currents with a peak-to-peak amplitude at least equal to the output current. The RMS value of capacitor current is approximately equal to:

$$I_{RMS} = \frac{I_{OUT} \left[V_{OUT} \left(V_{IN} - V_{OUT} \right) \right]^{1/2}}{V_{IN}}$$

This formula has a maximum at $V_{IN} = 2V_{OUT}$, where I_{RMS} is equal to $I_{OUT}/2$. This simple worst case condition is commonly used for design because even significant deviations from $V_{IN}/2$ do not offer much relief. A 2A output (transient loads can be ignored if they last less than 30 seconds) therefore requires an input capacitor with a 1A ripple current rating. *Don't cheat*, and read the output capacitor section for details on ripple current! The input capacitor may well be the largest component in the switching regulator. Spend time playing with aspect ratios of various capacitor families and don't hesitate to parallel several units to achieve a low profile.

Output Voltage Ripple

Output voltage ripple is determined by the main inductor value, switching frequency, input voltage, and the ESR (effective series resistance) of the output capacitor. The following formula assumes a load current high enough to establish continuous current in the inductor.

Output Ripple Voltage = V_{p-p}

$$= \frac{V_{OUT}(V_{IN} - V_{OUT})(ESR)}{V_{IN}(f)(L)}V_{p-p}$$

With $V_{IN} = 12V$, ESR = 0.05Ω , f = 60kHz, and L = $50\mu H$

$$V_{p-p} = \frac{5(12-5)(0.05)}{(12)(60E^3)(50E^{-6})} = 48.6 \text{mV}_{p-p}$$

If low output ripple voltage is a requirement, larger output capacitors and/or inductors may not be the answer. An output filter can be added at modest cost which will attenuate ripple much more space-effectively than an oversized output capacitor or inductor. The thing to keep

in mind when adding an output filter is that if the filter capacitor is small, it may allow large output perturbations if large load transients occur. This effect should be carefully checked before finalizing any filter design. For more details on output filters, consult Application Notes 19 and 44.

Output Capacitor

To avoid overheating, the output capacitor must be large enough to handle the ripple current generated by the main inductor. It must also have low enough effective series resistance (ESR) to meet output ripple voltage requirements. RMS ripple current in the output capacitor is given by:

$$I_{RIPPLE(RMS)} = \frac{V_{OUT}(V_{IN} - V_{OUT})}{3.5V_{IN}(f)(L)}$$
(use maximum V_{IN})

For $V_{IN} = 15V$, f = 60kHz, $L = 50\mu H$,

$$I_{RIPPLE(RMS)} = \frac{5(15-5)}{3.5(15)(60E^3)(50E^{-6})}$$
$$= 0.32A_{RMS}$$

Ripple current ratings are specified on capacitors intended for switching applications, but the number is subject to much manipulation. The high frequency number is greater than the low frequency value, and theoretically one can multiply the ripple number by significant amounts at temperatures below the typical 85°C or 105°C rating point. The problem is that the ripple ratings are already unrealistically high at the rated temperature because they are typically based on a 2000 hour life. I assume this is an unacceptable lifetime number, so the ripple rating must be reduced to extend life. The net result of all this fiddling with the numbers is generally a headache, but it is probably conservative to use the stated high frequency rating at temperatures below 60°C for a 105°C capacitor, and assume that the unit will last at least 50,000 hours. Remember to factor in actual operating time at elevated temperatures. Laptop computers, for instance, might be expected to operate no more than four hours a day on

average, so a ten year life is only 15,000 hours. The manufacturer should be consulted for a final blessing. See Application Note 46 for specific formulas for calculating the life time or allowed ripple current in capacitors.

The reason for all this attention to ripple rating is that everyone is in a size squeeze, and the temptation is to use the smallest possible components. Do not cheat here folks, or you may be faced with costly field failures.

ESR on the output capacitor determines output voltage ripple, so this is also of much concern. Mother Nature has decreed that for a given capacitor technology, ESR is a direct function of the volume of the capacitor. In other words, if you want low ESR you must consume space. This is quickly confirmed by scanning the ESR numbers for a wide range of capacitor values and voltage ratings within a given family of capacitors. It is immediately obvious that can size determines ESR, not capacitance, or voltage rating. The only way to cheat on this limitation is to find the best family of capacitors. Manufacturers such as Nichicon, Chemicon, and Sprague should be checked. Sanvo makes a very low ESR capacitor type know as OSCON, utilizing a semiconductor dielectric. Its major disadvantage is somewhat higher price, and a tendency to make regulator feedback loops unstable because of its extremely low ESR. Most switching regulator loops depend to some extent on the output capacitor ESR for a phase lead!

Output Filters

Output ripple voltage at the switching frequency is a fact of life with switching regulators. Everyone knows that this ripple must be held below some level to guarantee that it does not affect system performance. The question is, what is that level? For sensitive analog systems with wide bandwidths, supply ripple may have to be a 1mV or less. Digital systems can often tolerate 400mV_{p-p} ripple with no effect on performance. In most of these digital applications of the LT1432 as a buck converter, an output filter is not needed because output ripple is normally in the 25mV to 100mV_{p-p} range without a filter. Note that burst mode ripple is at low frequencies where small output filters are not effective. The decision to add an output filter does allow the main filter capacitor to get smaller, so the overall

board space may not increase prohibitively. See the discussion of waveforms for load transient response implications when adding a filter.

If modest reductions in output ripple are required, one can increase the size of the main inductor and/or the output capacitor. Buck converters are easier than other types because the main inductor acts as a filter element. The square wave voltage is converted to a triangular current before being fed to the output capacitor. Actually, at switching frequencies, the output capacitor is resistive and output ripple voltage is determined not by the capacitor value in µF, but rather by the capacitor effective series resistance (ESR). This parameter is determined by capacitor volume within any given family, so to get ESR down, one must still use a "bigger" capacitor. The problem is that often the main inductor/capacitor becomes physically too large if low output ripple is needed. Inverters, such as the positive to negative converter, tend to have much higher output ripple voltage because the main inductor is not a filter element - it simply acts as an energy storage device for shuttling essentially square wave currents from input to output. Unlike the buck converter, these currents can be much higher in amplitude than the output current.

An output filter of very modest size can reduce normal mode output ripple voltage by a factor of ten or more. The formula for filter attenuation in buck converters and inverters is shown below.

Attenuation =
$$\frac{\text{ESR}}{8(\text{L})(\text{f})}$$
 (BUCK CONVERTER)

Attenuation = $\frac{(\text{ESR})}{4(\text{L})(\text{f})}$ (INVERTER)
(The factor "4" is an

approximation assuming worst case duty cycle of 50%)

A $10\mu H$, $100\mu F$ (ESR = 0.4Ω) filter on a buck converter using a 60kHz LT1271 will give an attenuation of:

$$\frac{0.4}{8(10E^{-6})(60E^3)} = 0.083$$

100mV output ripple on the main capacitor will be reduced to (0.083)(100) = 8.3mV at the output of the filter.

Layout Considerations

Although buck converters are fairly tolerant with regard to layout issues, there are still several important things to keep in mind. Most of these revolve around spikes created by switching high currents at high speeds. If 3A of current is switched in 30ns, the rate of change of current is 10E8 A/S. Voltage generated across wires will be equal to this rate multiplied by the approximate 20nH per inch of wire. This calculates to 2V per inch of wire or trace!! Needless to say, connections should be kept short if the circuitry connected to these lines is sensitive to narrow spikes.

- 1. The input bypass capacitor must be kept as close to the switcher IC as possible, and its ground return must go directly to the ground plane with no other component grounds tied to it. The output capacitor should also connect directly to the ground plane.
- 2. The frequency compensation components shown in Figure 1 (R1 + C4, and C5) and the feedback pin bypass capacitor (C6) are shown connected to the floating ground pin of the IC switcher. This ground pin is also the high current path for the switch. To avoid differential spikes being coupled into the $V_{\rm C}$ and FB pins, these components must tie together and then be connected through a direct trace to the IC switcher ground pin. No other components should be connected anywhere on this trace and the trace area should be minimized. A separate wide trace must be used to connect the IC ground pin to the catch diode and inductor. Smaller traces can be used to connect the floating supply capacitor (C3) and the diode pin of the LT1432 to the wide trace reasonably close to the IC ground pin.
- 3. Traces which carry high current must be sized correctly. To limit temperature rise to 20°C, using 1oz copper, the trace width must be 20 mils for each ampere of current. 1/2oz copper requires 30 mils/A. These high current paths include the IC switcher ground pin and switch pin, the inductor, the catch diode, the current limit sense resistor, and the input bypass capacitor. If vias are used to connect these components on multiple layer

boards, their maximum rated current must also be considered. For currents greater than 1A, multiple vias may have to be used.

- 4. The catch diode has large square wave currents flowing in it. Connect the anode directly to the ground plane and the cathode directly to the IC ground pin.
- 5. The ground pin of the LT1432 is the reference point for output voltage. It should be routed separately to power ground as near to the load as is reasonable.

Transient Response

Load transient response may be important in portable applications where parts of the system are switched on and off to save power. There are two types of problems that differ by time scale. The first occurs very rapidly and is caused by the surge current created in charging the supply bypass capacitors on the switched load. This can be a very serious problem if large (>0.1µF) capacitors must be charged. No regulator can respond fast enough to handle the surge if the load switch on-resistance is low and it is driven quickly. The solution here is to limit the rise time of the switch drive so that the load rise time is limited to approximately $25 \times C_{LOAD}$. A 1 μ F load capacitor would require a 25µs load rise time, etc. This limits surge to about 200mA. This time frame is still too guick for a switching regulator to adjust to, but the surge is limited to a low enough value that the output capacitor will attenuate the surge voltage to an acceptable level.

A second problem is the change in DC load current. Switching regulators take many switching cycles to respond to sudden output load changes. During this time, the output shifts by an amount equal to Δ load (ESR + t/C), where ESR is the series resistance of the output capacitor, t is the time for the regulator to shift output current, and C is the output capacitor value. For example, if the load change is 0.5A, ESR is 0.1Ω , t is $30\mu s$, and $C = 390\mu F$, the shift in output voltage would be:

$$\Delta V_{OUT} = 0.5A \left(0.1\Omega + \frac{30\mu s}{390\mu F} \right) = 0.088V$$



Figure 17 shows the effect of a 500mA transient load (0.3A) to 0.8A) on the LT1432, both with and without an output filter. The top trace with no filter shows about a 60mV deviation with a settling time of 300µs. Astute switching regulator designers may notice the lack of switching ripple in this trace. To make a clean display the actual trace was fed through a one pole filter with 16µs time constant to eliminate most of the switching ripple. This had very little effect on the shape or amplitude of the response waveform (you'll have to trust me on this one). In the middle trace, an output filter of 10µH and 200µF was added to the regulator to achieve very low output ripple. The load transient response is obviously degraded because the second filter capacitor, following normal design practice, is somewhat smaller than the main output capacitor, and therefore also has higher ESR. Note the slight ringing caused by the "Q" of the output filter. Calculated ringing frequency is $1/(2\pi\sqrt{LC}) = 3.4$ kHz. Also note the small step in DC level between the two load conditions on the filtered output. To maintain good loop stability, the added filter is left "outside" the feedback loop. Therefore, the DC resistance of the $10\mu H$ inductor will add to load regulation. The 10mV step implies a resistance of $10mV/0.5A = 0.02\Omega$. The message in all this is to be careful when adding output filters if transient load response or load regulation is critical. The second filter capacitor may have to be as large as the main filter capacitor.




Figure 17

Mode Pin Drive

The mode pin defines operating conditions for the LT1432. A low state programs the IC to operate in "normal" mode as a constant frequency, current mode, buck converter. Floating the pin converts the internal error amplifier to a comparator which puts the LT1432 into a low-power "burst" mode. In this mode, the pin assumes an open circuit voltage of approximately 1V. To ensure stable operation, current into or out of the pin must be limited to $2\mu A$. If the pin is routed near any switching or logic signals it should be bypassed with a 200pF capacitor to avoid pickup.

Driving the mode pin high causes the LT1432 to go into complete shutdown. An internal resistor limits mode pin current to about $15\mu A$ at 5V. A 7V zener diode is also in parallel with the pin, so input voltages higher than 6.5V must be externally limited with a resistor. The current/ voltage characteristics of the mode pin are shown in Typical Performance Characteristics. Note that the drive signal must sink about $30\mu A$ when pulling the mode pin to its worst case low threshold of 0.6V. This should not be a problem for any standard open drain or three-state output.

If all three states are desired and a three-state drive is not available, the circuit shown in Figure 18 can be used. Two separate logic inputs are used. Both low will allow the mode pin to float for burst mode. "A" high, "B" low will generate shutdown, and "B" high, "A" low forces normal mode operation. Both high will also force normal mode operation, but this is not an intended state and R1 is included to limit overload of "A" if this occurs. C1 is suggested if the mode pin line can pick up capacitively coupled stray switching or logic signals.




Figure 18. Two Input Mode Drive

Internal Restart Sequence

At very light load currents (>10mA), coupled with low input voltages (<8.5V), it is possible for the basic architecture used by the LT1432 to assume a stable output state of less than 5V. To avoid this possibility, the LT1432 has an internal timer which applies a temporary 20mA load to the output if the output is below its regulated value for more than 1.8ms. This action is normally transparent to the user.

Auxiliary Outputs – "Free" Extra Voltages

Semi-regulated secondary outputs may be added to buck converters by adding additional windings to the main inductor. These outputs will have a typical regulation of 5 to 10%, but have one very important limitation. The total output power of the auxiliary windings is limited by the output power of the main output. If this limit is exceeded, the auxiliary winding voltages will begin to collapse, although the main 5V output is unaffected by collapse of the secondary. The auxiliary power available is also a function of input voltage. At higher input voltages significantly more power is available.

Figure 19 shows the ratio of maximum auxiliary power to main output power, versus input voltage. The auxiliary output was loaded until its output voltage dropped 10%. For applications which push the limit of theoretically available current, care should be used in winding the inductor. The effects of leakage inductance and series resistance are magnified at low input voltage where auxiliary winding currents are many times DC load current. Also, be aware that output voltage ripple on the 5V main output can increase significantly when the auxiliary output is heavily loaded. The inductor is acting partially like a transformer, so the AC current delivered to the 5V output capacitor increases in amplitude and shifts from a tri-wave to a trapezoid with much faster edges.

A typical example would be a +5V buck converter with a minimum load of 500mA. Output power is $5V \times 0.5A = 2.5W$. Maximum power from the auxiliary windings would be 1.25W for input voltages of 9V and above. If we assume a low dropout linear regulator on the auxiliary output, with

a regulated output voltage of minus 5V, the auxiliary winding output would have to be about minus 7V. Maximum output current from the 7V output would be 1.25W/ 7V = 178mA. Note that the power restriction is the *total* for all auxiliary outputs.

The formula to calculate turns ratio for the auxiliary windings versus main winding is simple:

$$N_{AUX} = \frac{N_{MAIN} \left[V_{AUX} + \left(V_{DO} = 2V \right) + V_{DA} \right]}{5V + V_{D}}$$

 N_{MAIN} = Number of turns on main inductor winding

N_{AUX} = Number of turns on auxiliary winding

V_{DA} = Auxiliary diode forward voltage

V_D = Main 5V catch diode forward voltage

 V_{DO} = Allowance for regulation of auxiliary winding and dropout voltage of low-dropout linear regulator used on auxiliary winding. Set equal to zero if no regulator is used.




Figure 19. Auxiliary Power vs 5V Power

It is not necessary to use a linear regulator on the auxiliary winding if 5 to 10% regulation is adequate. Line regulation will be fairly good, but variations in auxiliary voltage will occur with load changes on either the auxiliary winding or the 5V output. For relatively constant loads, regulation will be significantly better.




Figure 20

Figure 20 shows how to connect the auxiliary windings. Dots indicate winding polarity. Pay attention here -- history shows that with a 50% chance of connecting up the auxiliary correctly when you ignore the dots, in actual practice you will be wrong 90% of the time.

The floating output can have either end grounded, depending on the need for a positive or negative output. Also shown are the connections for both positive and negative outputs using a linear regulator. Note that the two circuits are identical! The floating auxiliary winding allows the use of a positive low-dropout regulator for negative outputs. These positive regulators are more readily available, especially at lower current levels.

There is a way to "cheat" somewhat on auxiliary power for positive outputs higher than the 5V main output. The auxiliary winding return can be connected to the 5V output. This reduces the winding voltage so that more current is available, and at the same time it actually adds

a load to the 5V output to bootstrap itself. Figure 21 shows maximum current out of a 14V auxiliary (used to power a 12V linear regulator) connected in this fashion. The auxiliary winding voltage is actually 9V. Note that for lighter 5V loads, there is an inflection point in the curves at about 11V. That is because theoretically the bootstrapping effect should allow one to draw *unlimited power* from the auxiliary winding when duty cycle exceeds 50%. The actual available current above 50% duty cycle is limited by parasitic losses. At high 5V loads, the inflection disappears for the same reason. The curves asymptotically approach 1 amp at high input voltage because the criteria used to generate the curves was a drop in auxiliary output voltage to 13.5V, and again parasitic resistance limits output current.

Auxiliary windings deliver current in triangular or quasisquare waves only during switch off time. Therefore the amplitude of these pulses will be somewhat higher than the DC auxiliary load current, especially at low input voltage. This means that in the "stacked" connection, ripple voltage on the 5V output will increase with auxiliary load current.





Figure 21

POSITIVE TO NEGATIVE CONVERTER

The circuit in Figure 22 will convert a variable positive input voltage to a regulated –5V output. By selecting different members of the LT1070 family, this basic design can provide up to 6A output current at high input voltages, and up to 3A with a five volt input supply. As shown using an LT1271, maximum load current has been reduced to 1A by utilizing the current limit circuit in the LT1432. Unlike a positive buck converter, it is not possible to sense output current directly. Instead, switch/inductor current is sensed. This would normally result in a DC output current limit value that changes considerably with input voltage, but the addition of R2 and R3 alters peak current limit as a function of input voltage to correct for this effect. Maximum load current and short circuit current are shown as a function

of input voltage in Figure 23. A 0.02Ω sense resistor was used, so other values of current limit can be scaled from this value.

This circuit uses the same basic connections between the LT1432 and the LT1271 as the buck converter. The difference is in the way power flows in the catch diode, inductor, and switch. In a buck converter, current flows simultaneously in the switch, inductor, and output. This makes maximum output current approximately equal to maximum switch current. In inverting designs, current delivered to the output is zero during switch on-time. The switch allows current to flow directly from the input supply through the inductor to ground. At switch turn-off, induc-



POSITIVE TO NEGATIVE CONVERTER




Figure 23. Positive-to-Negative Converter Output Current

tor current is diverted through the catch diode to the output. Figure 24 shows switch current (1A/DIV) with the upper waveform, and catch diode current (which is delivered to the output) in the lower waveform, with a +5V input and 1A load. Note that switch, inductor, and diode currents are much higher than output current as required by the fact that current is delivered to the output during only part of a switch cycle. An approximate formula for peak switch current required in an inverting design is:

$$\begin{split} I_{SW(PEAK)} &= I_{OUT} \left(1 + \frac{V_{OUT} + V_F}{V_{IN} - I_{OUT} (R_{SW}) \frac{(V_{IN} + V_{OUT})}{V_{IN}}} \right) \\ &+ \frac{V_{IN} (V_{OUT})}{2(L)(f)(V_{IN} + V_{OUT})} \end{split}$$

V_F = Forward voltage of catch diode

R_{SW} = Switch on-resistance

L = Inductor value

f = Switching frequency

If V_{IN} is 4.7V (minimum),

 $V_F = 0.4V, R_{SW} = 0.25\Omega,$

 $L = 50\mu H$, f = 60kHz, and $I_{OUT} = 1A$;




Figure 24. Positive-to-Negative Converter Switch and Diode Current

$$I_{SW(PEAK)} = 1 \left(1 + \frac{5 + 0.4}{4.7 - 1(0.25) \frac{(4.7 + 5)}{4.7}} + \frac{4.75(5)}{2(50E^{-6})(60E^{3})(4.75 + 5)} \right)$$

$$= 2.29 + 0.4 = 2.69A$$

The first term (2.29A) represents the minimum switch current required if the inductor were infinitely large. A finite inductor value requires additional switch current. The 0.4A represents one-half the peak-to-peak inductor ripple current. The end result is that peak switch current is almost three times output load current. This multiplier drops rapidly at higher input voltages, so worst case is calculated at lower input voltage.

Figure 25 shows the efficiency of this converter. At higher input voltages and modest output currents efficiency hovers around 85%, quite good for a 5V output inverter. Low input voltage reduces efficiency because of increased currents in the switch, catch diode, and inductor. High input voltage and low output current also show lower efficiency due to quiescent currents in the ICs. Note that the efficiency is actually significantly improved in this regard over a more conventional design because the

POSITIVE TO REGATIVE CONVERTER

LT1271 operates from a constant 5V supply voltage rather than the high input voltage.

Output voltage ripple in an inverter can be much higher than a buck converter because current is delivered to the output capacitor in high amplitude square waves rather than a DC level with superimposed tri-wave. C2 is therefore somewhat larger than in a buck design. Also C2 must be rated to handle the large RMS current pulses fed into it. This RMS current is approximately equal to:

$$I_{OUT} \left(\sqrt{\frac{V_{OUT}}{V_{IN}}} \right)$$

For 1A output current, with 5V input, this computes to 1A_{RMS} in the output capacitor. A small additional output filter would reduce output ripple voltage, but it does not change the current rating requirement for the main output capacitor. The reader is referred to a switching regulator CAD program (SwitcherCAD) supplied by LTC for further insight into converters. It is suggested that the reader fool the program by asking for a negative input, positive output

design. It will then select the LT1070 family of iCs which normally are not used in positive to negative converters. Efficiency calculations will be somewhat in error at higher input voltages because the program assumes full input voltage across the IC. Later versions of SwitcherCAD will have a special section for this particular design.





Figure 25. Positive-to-Negative Converter Efficiency


The first term (2.29A) represents the minimum switch current required if the inductor were infinitely large. A finite inductor value requires additional switch current. The 0.4A represents one-half the peak-to-peak inductor ripple current. The end result is that peak switch current is almost three times output load current. This multiplier drops rapidly at higher input voltages, so worst case is calculated at lower input voltage. Figure 25 shows the efficiency of this converter. At higher hovers around 85%, quite good for a 5V output inverter, because of increased currents in the switch, catch diode, and inductor. High input voltage and low output current also show lower efficiency due to quisscent currents in the ICs. Note that the efficiency due to quisscent currents in the ICs. Note that report over a more conventional design because the



SCHEMATIC DIAGRAM









SECTION 4—POWER PRODUCTS

SWITCHING	REGULATORS	
-----------	------------	--

LT1073, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V	4-174
LT1074/LT1076, Step-Down Switching Regulator	4-193
LT1076-5, 5V Step-Down Switching Regulator	4-208
LT1082, 1A High Voltage High Efficiency Switching Regulator	13-29
LT1103/LT1105, Off-Line Switching Regulator	4-211
LT1108, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V	13-37
LT1109, Flash Memory Vpp Generator/Low Cost DC-to-DC Converter	4-238
LT1109A, Micropower Low Cost DC-to-DC Converter Adjustable and Fixed 5V, 12V	13-41
LT1110, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V, High Frequency	4-245
LT1111, Micropower DC-to-DC Converter Adjustable and Fixed 5V, 12V, High Frequency	4-260
LT1129-2.85, LT1129-3.3, LT1129-5, 500mA Low Iq Low Dropout Regulator	13-51
LT1173, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V	4-275
LT1270/LT1270A, 8A and 10A High Efficiency Switching Regulators	4-290
LT1271, 4A High Efficiency Switching Regulator	13-88





Micropower DC-DC Converter Adjustable and Fixed 5V, 12V

FEATURES

- No Design Required
- Operates at Supply Voltages From 1.0V to 30V
- Consumes Only 95µA Supply Current
- Works in Step-Up or Step-Down Mode
- Only Three External Off-the-Shelf Components Required
- Low-Battery Detector Comparator On-Chip
- User-Adjustable Current Limit
- Internal 1A Power Switch
- Fixed or Adjustable Output Voltage Versions
- Space-Saving 8-Pin MiniDIP or SO8 Package

APPLICATIONS

- Pagers
- Cameras
- Single-Cell to 5V Converters
- Battery Backup Supplies
- Laptop and Palmtop Computers
- Cellular Telephones
- Portable Instruments
- 4mA-20mA Loop Powered Instruments
- Hand-Held Inventory Computers
- Battery-Powered α , β , γ Particle Detectors

DESCRIPTION


The LT1073 is a versatile micropower DC-DC converter. The device requires only three external components to deliver a fixed output of 5V or 12V. The very low minimum supply voltage of 1.0V allows the use of the LT1073 in applications where the primary power source is a single cell. An on-chip auxiliary gain block can function as a low-battery detector or linear post-regulator.

Average current drain of the LT1073-5 used as shown in the Typical Application circuit below is just $135\mu A$ unloaded, making it ideal for applications where long battery life is important. The circuit shown can deliver 5V at 40mA from an input as low as 1.25V, and 5V at 10mA from a 1.00V input.


The device can easily be configured as a step-up or step-down converter, although for most step-down applications or input sources greater than 3V, the LT1173 is recommended. Switch current limiting is user-adjustable by adding a single external resistor. Unique reverse-battery protection circuitry limits reverse current to safe, non-destructive levels at reverse supply voltages up to 1.6V.

TYPICAL APPLICATION

Single-Cell to 5V Converter



Single Alkaline "AA" Cell Operating Hours vs DC Load Current




4

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, Step-Up Mode	15V
Supply Voltage, Step-Down Mode	
SW1 Pin Voltage	
SW2 Pin Voltage	
Feedback Pin Voltage (LT1073)	
Switch Current	1.5A
Maximum Power Dissipation	500mW
Operating Temperature Range (LT1073C)	0°C to 70°C
Storage Temperature Range65°	°C to 150°C
Lead Temperature (Soldering, 10 sec.)	300°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{IN} = 1.5V$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS			MIN	TYP	MAX	UNITS
Iq	Quiescent Current	Switch Off		•		95	130	μА
IQ	Quiescent Current, Step-Up Mode Configuration	No Load	LT1073-5 LT1073-12		0 300	135 250	1839 II	μА
V _{IN}	Input Voltage	Step-Up Mode	actioN MO Pat	•	1.15 1.0		12.6 12.6	V
		Step-Down Mode				shelf sti-geta	30	Salor
MIN ST IND	Comparator Trip Point Voltage	LT1073 (Note 1)			202	212	222	mV
V _{OUT}	Output Sense Voltage	LT1073-5 (Note 2	2)	•	4.75	5.00	5.25	V
	VIE - 91V 1/1 2000	LT1073-12 (Note	2)		11.4	12.00	12.6	1.0
	Comparator Hysteresis	LT1073		•	3	5	10	mV
	Output Hysteresis	LT1073-5 LT1073-12		•	8	125 300	250 600	mV
fosc	Oscillator Frequency			•	15	19	23	kHz
DC	Duty Cycle	Full Load (V _{FB} < V	/ _{REF})	•	65	72	80	%
ton	Switch ON Time		7-4	•	30	38	50	μs
I _{FB}	Feedback Pin Bias Current	LT1073, V _{FB} = 0V		•	1	10	50	nA
I _{SET}	Set Pin Bias Current	V _{SET} = V _{REF}	10			60	120	nA
V _{AO}	AO Output Low	I _{AO} = -100mA		•		0.15	0.4	V
dom china	Reference Line Regulation	$1.0V \le V_{IN} \le 1.5V$		•		0.35	1.0	%N
		$1.5V \le V_{1N} \le 12V$		•		0.05	0.1	

ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{IN} = 1.5V$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	777777	MIN	TYP	MAX	UNITS
V _{CESAT}	Switch Saturation Voltage V _{IN} = 1.5V Step-Up Mode	V _{IN} = 1.5V, I _{SW} = 400mA			300	400 600	mV
	171073C	V _{IN} = 1.5V, I _{SW} = 500mA			400	550 750	
	CT1073C	V _{IN} = 5V, I _{SW} = 1A			700	1000 1500	Switch Od Maximum
A _V	A2 Error Amp Gain	$R_L = 100k\Omega$ (Note 3)	•	400	1000	THE HOUSE	V/V
I _{REV}	Reverse Battery Current	(Note 4)	11 27	J	750	ampledant.	mA
ILIM	Current Limit	220Ω Between I _{LIM} and V _{IN}	General Control	Sept. (1985)	400	ed) aministent	mA
358-5. 358-12	Current Limit Temperature Coefficient				-0.3		%/°C
I _{LEAK}	Switch OFF Leakage Current	Measured at SW1 Pin			1	10	μА
V _{SW2}	Maximum Excursion Below GND	I _{SW1} ≤ 10μA, Switch Off			-400	- 350	mV


The ● denotes the specifications which apply over the full operating temperature range.


Note 1: This specification guarantees that both the high and low trip point of the comparator fall within the 202mV to 222mV range.


Note 2: This specification guarantees that the output voltage of the fixed versions will always fall within the specified range. The waveform at the sense pin will exhibit a sawtooth shape due to the comparator hysteresis.

Note 3: $100 k\Omega$ resistor connected between a 5V source and the AO pin. Note 4: The LT1073 is guaranteed to withstand continuous application of +1.6V applied to the GND and SW2 pins while V_{IN} , I_{LIM} , and SW1 pins are grounded.

TYPICAL PERFORMANCE CHARACTERISTICS











4


TYPICAL PERFORMANCE CHARACTERISTICS














PIN FUNCTIONS

I_{LIM} (Pin 1): Connect this pin to V_{IN} for normal use. Where lower current limit is desired, connect a resistor between I_{LIM} and V_{IN}. A 220 Ω resistor will limit the switch current to approximately 400mA.

VIN (Pin 2): Input supply voltage.

SW1 (Pin 3): Collector of power transistor. For step-up mode connect to inductor/diode. For step-down mode connect to V_{IN} .

SW2 (Pin 4): Emitter of power transistor. For step-up mode connect to ground. For step-down mode connect to inductor/diode. This pin must never be allowed to go more than a Schottky diode drop below ground.


GND (Pin 5): Ground.

AO (**Pin 6**): Auxiliary Gain Block (GB) output. Open collector, can sink $100\mu A$.

SET (Pin 7): GB input. GB is an op amp with positive input connected to SET pin and negative input connected to 212mV reference.

FB/SENSE (Pin 8): On the LT1073 (adjustable) this pin goes to the comparator input. On the LT1073-5 and LT1073-12, this pin goes to the internal application resistor that sets output voltage.

LT1073 BLOCK DIAGRAM



LT1073 OPERATION

The LT1073 is a gated oscillator switcher. This type architecture has very low supply current because the switch is cycled only when the feedback pin voltage drops below the reference voltage. Circuit operation can best be understood by referring to the LT1073 block diagram above. Comparator A1 compares the FB pin voltage with the 212mV reference signal. When FB drops below 212mV, A1 switches on the 19kHz oscillator. The driver amplifier boosts the signal level to drive the output NPN power switch Q1. An adaptive base drive circuit senses switch current and provides just enough base drive to ensure switch saturation without overdriving the switch, resulting in higher efficiency. The switch cycling action raises the output voltage and FB pin voltage. When the FB voltage is sufficient to trip A1, the oscillator is gated off. A small amount of hysteresis built into A1 ensures loop stability without external frequency compensation. When the comparator is low the oscillator and all high current circuitry is turned off, lowering device quiescent current to just 95µA for the reference, A1 and A2.

The oscillator is set internally for $38\mu s$ ON time and $15\mu s$ OFF time, optimizing the device for step-up circuits where $V_{OUT} \approx 3V_{IN}, e.g., 1.5V$ to 5V. Other step-up ratios as well as step-down (buck) converters are possible at slight losses in maximum achievable power output.

A2 is a versatile gain block that can serve as a low-battery detector, a linear post-regulator, or drive an undervoltage lockout circuit. The negative input of A2 is internally connected to the 212mV reference. An external resistor divider from V_{IN} to GND provides the trip point for A2. The A0 output can sink $100\mu A$ (use a 56k resistor pull-up to +5V). This line can signal a microcontroller that the battery voltage has dropped below the preset level.


A resistor connected between the I_{LIM} pin and V_{IN} adjusts maximum switch current. When the switch current exceeds the set value, the switch is turned off. This feature is especially useful when small inductance values are used with high input voltages. If the internal current limit of 1.5A is desired, I_{LIM} should be tied directly to V_{IN} . Propagation delay through the current-limit circuitry is about $2\mu s$.

In step-up mode, SW2 is connected to ground and SW1 drives the inductor. In step-down mode, SW1 is connected to V_{IN} and SW2 drives the inductor. Output voltage is set by the following equation in either step-up or step-down modes where R1 is connected from FB to GND and R2 is connected from V_{OUT} to FB.

$$V_{OUT} = (212mV) \left(\frac{R2}{R1} + 1 \right)$$
 (01)

4

LT1073-5, -12 BLOCK DIAGRAM



LT1073-5, -12 OPERATION

The LT1073-5 and LT1073-12 fixed output voltage versions have the gain-setting resistors on-chip. Only three external components are required to construct a fixed-output converter. 5μ A flows through R1 and R2 in the LT1073-5, and 12.3 μ A flows in the LT1073-12. This current represents a load and the converter must cycle from time to time to maintain the proper output voltage. Output ripple, inherently present in gated-oscillator designs, will typically run around 150mV for the LT1073-5 and 350mV for the LT1073-12 with the proper inductor/capacitor selection. This output ripple can be reduced considerably by using the gain block amp as a pre-amplifier in front of the FB pin. See the applications section for details.

APPLICATIONS INFORMATION

Measuring Input Current at Zero or Light Load

Obtaining meaningful numbers for quiescent current and efficiency at low output current involves understanding how the LT1073 operates. At very low or zero load current, the device is idling for seconds at a time. When the output voltage falls enough to trip the comparator, the power switch comes on for a few cycles until the output voltage rises sufficiently to overcome the comparator hysteresis. When the power switch is on, inductor current builds up to hundreds of milliamperes. Ordinary digital multimeters are not capable of measuring average current because of bandwidth and dynamic range limitations. A different approach is required to measure the $100\mu\text{A}$ off-state and 500mA on-state currents of the circuit.

Quiescent current can be accurately measured using the circuit in Figure 1. V_{SET} is set to the input voltage of the LT1073. The circuit must be "booted" by shorting V2 to V_{SET} . After the LT1073 output voltage has settled, disconnect the short. Input voltage is V2, and average input current can be calculated by this formula:

$$I_{IN} = \frac{V2 - V1}{100\Omega} \tag{02}$$




Figure 1. Test Circuit Measures No-Load Quiescent Current of LT1073 Converter

Table 1. Component Selection for Step-Up Converters

INPUT VOLTAGE	BATTERY TYPE	OUTPUT VOLTAGE	OUTPUT CURRENT (MIN)	INDUCTOR VALUE (µH)	INDUCTOR PART NUMBER	CAPACITOR VALUE	NOTES
1.55-1.25	Single Alkaline	3.0V	60mA	82	G GA10-822K, CB 7300-12	150μF	
1.30-1.05	Single Ni-Cad	3.0V	20mA	180	G GA10-183K, CB 7300-16	47μF	MY BE
1.55-1.25	Single Alkaline	5.0V	30mA	82	G GA10-822K, CB 7300-12	100μF	la la constant
1.30-1.05	Single Ni-Cad	5.0V	10mA	180	G GA10-183K, CB 7300-16	22μF	i Limi
3.1-2.1	Two Alkaline	5.0V	80mA	120	G GA10-123K, CB 7300-14	470μF	*
3.1-2.1	Two Alkaline	5.0V	25mA	470	G GA10-473K, CB 7300-21	150μF	*
3.3-2.5	Lithium	5.0V	100mA	150	G GA40-153K, CB 6860-15	470μF	*
3.1-2.1	Two Alkaline	12V	25mA	120	G GA10-123K, CB 7300-14	220µF	
3.1-2.1	Two Alkaline	12V	5mA	470	G GA10-473K, CB 7300-21	100μF	-
3.3-2.5	Lithium	12V	30mA	150	G GA10-153K, CB 7300-15	220µF	
4.5-5.5	TTL Supply	12V	90mA	220	G GA40-223K, CB 6860-17	470μF	0318*
4.5-5.5	TTL Supply	12V	22mA	1000	G GA10-104K, CB 7300-25	100μF	*
4.5-5.5	TTL Supply	24V	35mA	220	G GA40-223K, CB 6860-17	150µF	*

G = GOWANDA

CB = CADDELL-BURNS

Inductor Selection

A DC-DC converter operates by storing energy as magnetic flux, in an inductor core, and then switching this energy into the load. Since it is flux, not charge, that is stored, the output voltage can be higher, lower, or opposite in polarity to the input voltage by choosing an appropriate switching topology. To operate as an efficient energy transfer element, the inductor must fulfill three requirements. First, the inductance must be low enough for the inductor to store adequate energy under the worst-case condition of minimum input voltage and switch ON time. The inductance must also be high enough so that maximum current ratings of the LT1073 and inductor are not exceeded at the other worst-case condition of maximum input voltage and ON time. Additionally, the inductor core must be able to store the required flux, i.e., it must not saturate. At power levels generally encountered with LT1073-based designs, small axial-lead units with saturation current ratings in the 300mA to 1A range (depending on application) are adequate. Lastly, the inductor must have sufficiently low DC resistance so that excessive power is not lost as heat in the windings. An additional consideration is Electro-Magnetic Interference (EMI). Toroid and pot core type inductors are recommended in applications where EMI must be kept to a minimum; for

example, where there are sensitive analog circuitry or transducers nearby. Rod core types are a less expensive choice where EMI is not a problem.

Specifying a proper inductor for an application requires first establishing minimum and maximum input voltage, output voltage, and output current. In a step-up converter, the inductive events add to the input voltage to produce the output voltage. Power required from the inductor is determined by

$$P_{L} = (V_{OUT} + V_{D} - V_{IN})(I_{OUT})$$
 (03)

where V_D is the diode drop (0.5V for a 1N5818 Schottky).

Maximum power in the inductor is

$$P_{L} = E_{L} \bullet f_{OSC}$$

$$= \frac{1}{2} L i_{PEAK}^{2} \bullet f_{OSC}$$
(04)

where

$$i_{PEAK} = \left(\frac{V_{IN}}{R}\right) \left(1 - e \frac{-Rt_{ON}}{L}\right) \tag{05}$$

^{*} Add 68Ω from I_{LIM} to V_{IN}

R = Switch equivalent resistance (1.0 Ω maximum) added to the DC resistance of the inductor, and $t_{ON} = ON$ time of the switch.

At maximum V_{IN} and ON time, i_{PEAK} should not be allowed to exceed the maximum switch current shown in Figure 2. Some input/output voltage combinations will cause continuous 1 mode operation. In these cases a resistor is needed between I_{LIM} (pin 1) and V_{IN} (pin 2) to keep switch current under control. See the "Using the I_{LIM} Pin" section for details.




Figure 2. Maximum Switch Current vs Input Voltage

Capacitor Selection


Selecting the right output capacitor is almost as important as selecting the right inductor. A poor choice for a filter capacitor can result in poor efficiency and/or high output ripple. Ordinary aluminum electrolytics, while inexpensive and readily available, may have unacceptably poor equivalent series resistance (ESR) and ESL (inductance). There are low-ESR aluminum capacitors on the market


specifically designed for switch-mode DC-DC converters which work much better than general-purpose units. Tantalum capacitors provide still better performance at more expense. We recommend OS-CON capacitors from Sanyo Corporation (San Diego, CA). These units are physically guite small and have extremely low ESR. To illustrate. Figures 3, 4, and 5 show the output voltage of an LT1073based converter with three 100uF capacitors. The peak switch current is 500mA in all cases. Figure 3 shows a Sprague 501D aluminum capacitor. Vour jumps by over 150mV when the switch turns off, followed by a drop in voltage as the inductor dumps into the capacitor. This works out to be an ESR of over $300m\Omega$. Figure 4 shows the same circuit, but with a Sprague 150D tantalum capacitor replacing the aluminum unit. Output jump is now about 30mV, corresponding to an ESR of $60m\Omega$. Figure 5 shows the circuit with an OS-CON unit. ESR is now only $30m\Omega$.

In very low power applications where every microampere is important, leakage current of the capacitor must be considered. The OS-CON units do have leakage current in the $5\mu A$ to $10\mu A$ range. If the load is also in the microampere range, a leaky capacitor will noticeably decrease efficiency. In this type application tantalum capacitors are the best choice, with typical leakage currents in the $1\mu A$ to $5\mu A$ range.

Diode Selection

Speed, forward drop, and leakage current are the three main considerations in selecting a catch diode for LT1073 converters. "General-purpose" rectifiers such as the 1N4001 are *unsuitable* for use in *any* switching-regulator application. Although they are rated at 1A, the switching time of a 1N4001 is in the $10\mu s$ - $50\mu s$ range. At best, efficiency will be severely compromised when these di-







odes are used, and at worst, the circuit may not work at all. Most LT1073 circuits will be well served by a 1N5818 Schottky diode. The combination of 500mV forward drop at 1A current, fast turn-on and turn-off time, and 4uA to 10µA leakage current fit nicely with LT1073 requirements. At peak switch currents of 100mA or less, a 1N4148 signal diode may be used. This diode has leakage current in the 1nA-5nA range at 25°C and lower cost than a 1N5818. (You can also use them to get your circuit up and running. but beware of destroying the diode at 1A switch currents.) In situations where the load is intermittent and the LT1073 is idling most of the time, battery life can sometimes be extended by using a silicon diode such as the 1N4933. which can handle 1A but has leakage current of less than 1µA. Efficiency will decrease somewhat compared to a 1N5818 while delivering power, but the lower idle current may be more important.

Step-Up (Boost Mode) Operation

A step-up DC-DC converter delivers an output voltage higher than the input voltage. Step-up converters are *not* short-circuit protected since there is a DC path from input to output.

The usual step-up configuration for the LT1073 is shown in Figure 6. The LT1073 first pulls SW1 low causing V_{IN} - V_{CESAT} to appear across L1. A current then builds up in L1. At the end of the switch ON time the current in L1 is²:

$$i_{PEAK} = \frac{V_{IN}}{L} t_{ON}$$
 (06)

²This simple expression neglects the effect of switch and coil resistance.

These are taken into account in the "Inductor Selection" section.




Figure 6. Step-Up Mode Hookup. Refer to Table 1 for Component Values

Immediately after switch turn-off, the SW1 voltage pin starts to rise because current cannot instantaneously stop flowing in L1. When the voltage reaches $V_{OUT} + V_D$, the inductor current flows through D1 into C1, increasing V_{OUT} . This action is repeated as needed by the LT1073 to keep V_{FB} at the internal reference voltage of 212mV. R1 and R2 set the output voltage according to the formula

$$V_{OUT} = \left(1 + \frac{R2}{R1}\right) \left(212\text{mV}\right) \tag{07}$$

Step-Down (Buck Mode) Operation

A step-down DC-DC converter converts a higher voltage to a lower voltage. It is short-circuit protected because the switch is in series with the output. Step-down converters are characterized by low output voltage ripple but high input current ripple. The usual hookup for an LT1073-based step-down converter is shown in Figure 7.




Figure 7. Step-Down Mode Hookup

When the switch turns on, SW2 pulls up to $V_{IN}-V_{SW}$. This puts a voltage across L1 equal to $V_{IN}-V_{SW}-V_{OUT}$, causing a current to build up in L1. At the end of the switch ON time, the current in L1 is equal to

$$i_{PEAK} = \frac{V_{IN} - V_{SW} - V_{OUT}}{I} t_{ON}$$
 (08)

When the switch turns off the SW2 pin falls rapidly and actually goes below ground. D1 turns on when SW2 reaches 0.4V below ground. D1 MUST BE A SCHOTTKY DIODE. The voltage at SW2 must never be allowed to go below – 0.5V. A silicon diode such as the 1N4933 will allow

SW2 to go to -0.8V, causing potentially destructive power dissipation inside the LT1073. Output voltage is determined by

$$V_{OUT} = \left(1 + \frac{R2}{R1}\right) \left(212mV\right) \tag{09}$$

R3 programs switch current limit. This is especially important in applications where the input varies over a wide range. Without R3, the switch stays on for a fixed time each cycle. Under certain conditions the current in L1 can build up to excessive levels, exceeding the switch rating and/or saturating the inductor. The 220Ω resistor programs the switch to turn off when the current reaches approximately 400mA. When using the LT1073 in stepdown mode, output voltage should be limited to 6.2V or less.

Inverting Configurations

The LT1073 can be configured as a positive-to-negative converter (Figure 8), or a negative-to-positive converter (Figure 9). In Figure 8, the arrangement is very similar to a step-down, except that the high side of the feedback is referred to ground. This level shifts the output negative. As in the step-down mode, D1 must be a Schottky diode, and $|V_{OLIT}|$ should be less than 6.2V.

In Figure 9, the input is negative while the output is positive. In this configuration, the magnitude of the input voltage can be higher or lower than the output voltage. A level shift, provided by the PNP transistor, supplies proper polarity feedback information to the regulator.




Figure 8. Positive-to-Negative Converter

Using the ILIM Pin

The LT1073 switch can be programmed to turn off at a set switch current, a feature not found on competing devices. This enables the input to vary over a wide range without exceeding the maximum switch rating or saturating the inductor. Consider the case where analysis shows the LT1073 must operate at an 800mA peak switch current with a 2.0V input. If V_{IN} rises to 4V, the peak switch current will rise to 1.6A, exceeding the maximum switch current rating. With the proper resistor (see the "Maximum Switch Current vs R_{LIM}" characteristic) selected, the switch current will be limited to 800mA, even if the input voltage increases. The LT1073 does this by sampling a small fraction of the switch current and passing this current through the external resistor. When the voltage on the ILIM pin drops a V_{BF} below V_{IN}, the oscillator terminates the cycle. Propagation delay through this loop is about 2µs.

Another situation where the I_{LIM} feature is useful is when the device goes into continuous mode operation. This occurs in step-up mode when

$$\frac{V_{OUT} + V_{DIODE}}{V_{IN} - V_{SW}} < \frac{1}{1 - DC}$$
 (10)

When the input and output voltages satisfy this relationship, inductor current does not go to zero during the switch OFF time. When the switch turns on again, the current ramp starts from the non-zero current level in the inductor just prior to switch turn-on. As shown in Figure 10, the inductor current increases to a high level before the comparator turns off the oscillator. This high current can




Figure 9. Negative-to-Positive Converter






Figure 10. No Current Limit Causes Large Inductor Current Build-Up




Figure 12. Setting Low Battery Detector Trip Point

cause excessive output ripple and requires oversizing the output capacitor and inductor. With the I_{LIM} feature, however, the switch current turns off at a programmed level as shown in Figure 11, keeping output ripple to a minimum.

Using the Gain Block

The gain block (GB) on the LT1073 can be used as an error amplifier, low-battery detector or linear post-regulator. The gain block itself is a very simple PNP input op amp with an open-collector NPN output. The (–) input of the gain block is tied internally to the 212mV reference. The (+) input comes out on the SET pin.




Figure 11. Current Limit Keeps Inductor Current Under Control




Figure 13. Output Ripple Reduction Using Gain Block

Arrangement of the gain block as a low battery detector is straightforward. Figure 12 shows hookup. R1 and R2 need only be low enough in value so that the bias current of the SET input does not cause large errors. $100 k\Omega$ for R2 is adequate.

Output ripple of the LT1073, normally 150mV at $5V_{OUT}$, can be reduced significantly by placing the gain block in front of the FB input as shown in Figure 13. This effectively reduces the comparator hysteresis by the gain of the gain block. Output ripple can be reduced to just a few millivolts using this technique. Ripple reduction works with stepdown or inverting modes as well.


Table 2. Inductor Manufacturers


Tubio E. muutti munutututut	
MANUFACTURER	PART NUMBERS
Gowanda Electronics Corporation 1 Industrial Place Gowanda, NY 14070 716-532-2234	GA10 Series GA40 Series
Caddell-Burns 258 East Second Street Mineola, NY 11501 516-746-2310	7300 Series 6860 Series
Coiltronics International 984 S.W. 13th Court Pompano Beach, FL 33069 305-781-8900	Custom Toroids Surface Mount
Toko America Incorporated 1250 Feehanville Drive Mount Prospect, IL 60056 312-297-0070	Type 8RBS
Renco Electronics Incorporated 60 Jefryn Boulevard, East Deer Park, NY 11729 800-645-5828	RL1283 RL1284

Table 3. Capacitor Manufacturers

MANUFACTURER	PART NUMBERS
Sanyo Video Components 1201 Sanyo Avenue San Diego, CA 92073 619-661-6322	OS-CON Series
Nichicon America Corporation 927 East State Parkway Schaumberg, IL 60173 708-843-7500	PL Series
Sprague Electric Company Lower Main Street Sanford, ME 04073	150D Solid Tantalums 550D Tantalex

TYPICAL APPLICATIONS







TYPICAL APPLICATIONS

1.5V to 12V Step-Up Converter 3V to 5V Step-Up Converter L1* 1N5818 1N5818 68µH 120µH 5V OUTPUT - 12V OUTPUT 100mA AT 5mA AT VBATTERY = 1.0V TWO 1.5V CELLS VBATTERY = 2.0V 16mA AT VBATTERY = 1.5V 1.5V **≸**100Ω CELL 1 IM V_{IN} SW1 VIN 100μF 47μF LT1073-5 LT1073-12 SENSE SENSE SW2 SW2 *L1 = GOWANDA GA10-682k OR CADDELL-BURNS 7300-11 *L1 = GOWANDA GA10-123k LT1073 • TA27 OR CADDELL-BURNS 7300-14

3V to 12V Step-Up Converter




3V to 15V Step-Up Converter




TYPICAL APPLICATIONS

5V to 12V Step-Up Converter

5V to 15V Step-Up Converter




1.5V to 5V Step-Up Converter with Logic Shutdown




TYPICAL APPLICATIONS

1.5V to 5V Step-Up Converter with Low-Battery Detector




9V to 3V Step-Down Converter 9V to 5V Step-Down Converter




TYPICAL APPLICATIONS


1.5V to 5V Bootstrapped Step-Up Converter



Memory Backup Supply




3V to 5V Step-Up Converter with Under-Voltage Lockout




TYPICAL APPLICATIONS


1.5V to 5V Low Noise Step-Up Converter



1.5V to 5V Very Low Noise Step-Up Converter




9V to 5V Reduced Noise Step-Down Converter




TYPICAL APPLICATIONS

3V to 6V @ 1A Step-Up Converter




1.5V Powered 350ps Risetime Pulse Generator




TYPICAL APPLICATIONS

1.5V Powered Temperature Compensated Crystal Oscillator



1.5V Powered α , β , γ Particle Detector



T1 = COILTRONICS CTX10052-1 X1 = PROJECTS UNLIMITED AT-11k OR 8Ω SPEAKER

D1, D2, D3 = MUR1100 R1 = VICTOREEN MOX-300 U1 = LND-712 LND CORP., OCEANSIDE, NY

LT1073 • TA10





Step-Down Switching Regulator

FEATURES

- 5A On-Board Switch (LT1074)
- Up to 200kHz Switching Frequency
- Greatly Improved Dynamic Behavior
- Available in Low Cost 5-Lead Packages
- Only 8.5mA Quiescent Current
- Programmable Current Limit
- Operates Up to 60V Input
- Includes Output Voltage Monitor
- Micropower Shutdown Mode

APPLICATIONS

- Buck Converter with Output Voltage Range of 2.5V to 50V
- Tapped Inductor Buck Converter with 10A Output at 5V
- Positive-to-Negative Converter
- Negative Boost Converter
- Multiple Output Buck Converter

DESCRIPTION

The LT1074 is a 5A (LT1076 is rated at 2A) monolithic bipolar switching regulator which requires only a few external parts for normal operation. The power switch, all oscillator and control circuitry, all current limit components, and an output monitor are included on the chip. The topology is a classic positive "buck" configuration but several design innovations allow this device to be used as a positive to negative converter, a negative boost converter, and as a

flyback converter. The switch output is specified to swing 40V below ground, allowing the LT1074 to drive a tapped inductor in the buck mode with output currents up to 10A.

The LT1074 uses a true analog multiplier in the feedback loop. This makes the device respond nearly instantaneously to input voltage fluctuations and makes loop gain independent of input voltage. As a result, dynamic behavior of the regulator is significantly improved over previous designs.


On-chip pulse by pulse current limiting makes the LT1074 nearly bust-proof for output overloads or shorts. The input voltage range as a buck converter is 8V to 60V, but a self-boot feature allows input voltages as low as 5V in the inverting and boost configurations.

The LT1074 is available in low cost 5-lead TO-220 or TO-3 packages with frequency pre-set at 100kHz and current limit at 6.5A (LT1076 = 2.6A). An 11-pin single-in-line package (SIP) is also available which allows switching frequency to be increased to 200kHz and current limit to be adjusted down to zero. In addition, full micropower shutdown can be programmed as well as external current sensing, and soft start. An output monitor "status" pin can be used as a microprocessor reset, and a complementary output pin will allow implementation of extra-high-efficiency designs. See Application Note 44 for design details.

A fixed 5V output, 2A version is also available. See LT1076-5.

TYPICAL APPLICATION


Basic Positive Buck Converter 100 50_uH (LT1074) 100µH (LT1076) *USE MBR340 FOR LT1076 10V TO 40V EFFICIENCY (%) *COILTRONICS #50-2-52 (LT1074) #100-1-52 (LT1076) MBR745* LT1074 80 PULSE ENGINEERING, INC. #PE-92114 (LT1074) #PE-92102 (LT1076) 70 HURRICANE #HL-AK147QQ (LT1074) **₹** R3 2.7k #HL-AG210LL (LT1076) 2.21k 60 C3 _ C2 - C1 0.01u 500uF 50 25V LT1074 - TA01



ABSOLUTE MAXIMUM RATINGS

Input Voltage LT1074/ LT10764	5V
LT1074HV/76HV6	
Switch Voltage with Respect to Input Voltage	
LT1074/ 766	4V
LT1074HV/76HV7	
Switch Voltage with Respect to Ground Pin (V _{SW} Negati LT1074/76 (Note 6)	ve)
LT1074HV/76HV (Note 6)4	5V
Feedback Pin Voltage2V, +1	0V
Shutdown Pin Voltage (Not to Exceed V _{IN})4 Status Pin Voltage*3	VO
Status Pin Voltage*3	VO
(Current Must Be Limited to 5mA When Status Pin Switches "On") Complementary Output Voltage*	
Complementary Output Voltage*3	VO
(Current Must Be Limited to 20mA When Output Switches "On")	
I _{LIM} Pin Voltage (Forced)	.5V
EXTLIM Pin Voltage* V_{IN} –2V to V_{IN} +0.	.4V
Freq Pin Voltage*5. Maximum Operating Ambient Temperature Range	.5V
Maximum Operating Ambient Temperature Range	200
LT1074C/76C, LT1074HVC/76HVC0°C to 70	
LT1074M/76M, LT1074HVM/76HVM55°C to 125	
LT1074I/76I, LT1074HVI/76HVI40°C to 85 Maximum Operating Junction Temperature Range)-6
LT1074C/76C, LT1074HVC/76HVC0°C to 125	200
LT1074M/76M, LT1074HVM/76HVM –55°C to 150	700
LT1074I/76I, LT1074HVI/76HVI40°C to 125	5°C
Maximum Storage Temperature65°C to 150	700
Lead Temperature (Soldering, 10 sec)300)°C
* Refers to pins on the 11-pin package, which is not recommended new designs.	

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $T_i = 25^{\circ}C$, $V_{IN} = 25V$, unless otherwise noted.

PARAMETER	CONDITIONS	N TYP	MAX	UNITS
Switch "On" Voltage (Note 1)	LT1074 I _{SW} = 1A, T _j ≥ 0°C	THE PERSON OF TH	1.85	V
	I _{SW} = 1A, T _j < 0°C		2.10	V
	$I_{SW} = 5A$, $T_j \ge 0$ °C		2.30	V
	I _{SW} = 5A, T _j < 0°C		2.50	V
	LT1076 I _{SW} = 0.5A		1.2	V
	I _{SW} = 2A		1.7	V
Switch "Off" Leakage	LT1074 $V_{IN} \le 25V, V_{SW} = 0$	5	300	μА
	V _{IN} = V _{MAX} , V _{SW} = 0 (Note 7)	10	500	μА
	LT1076 V _{IN} = 25V, V _{SW} = 0	113	150	μА
1800 St 39YT Hy 08 = 2 - 4-	V _{IN} = V _{MAX} , V _{SW} = 0 (Note 7)		250	μА
Supply Current (Note 2)	$V_{FB} = 2.5V, V_{IN} \le 40V$	8.5	11	mA
	40V < V _{IN} < 60V	9	12	mA
	V _{SHUT} = 0.1V (Device Shutdown) (Note 8)	140	300	μА

ELECTRICAL CHARACTERISTICS $T_i = 25^{\circ}C$, $V_{IN} = 25V$, unless otherwise noted.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Minimum Supply Voltage	Normal Mode Startup Mode (Note 3)	:		7.3 3.5	8.0 4.8	UPMI /
Switch Current Limit (Note 4)	LT1074 I _{LIM} Open R _{LIM} = 10k (Note 5) R _{LIM} = 7k (Note 5)	•	5.5	6.5 4.5 3	8.5	401
	LT1076 I _{LIM} Open R _{LIM} = 10k (Note 5) R _{LIM} = 7k (Note 5)	ROTAJUO S	2	2.6 1.8 1.2	3.2	1
Maximum Duty Cycle	TIGRAD		85	90		9/
Switching Frequency	$T_{j} \le 125$ °C $T_{j} > 125$ °C $V_{FB} = 0V$ through $2k\Omega$ (Note 4)	:	90 85 85	100	110 120 125	kH: kH: kH:
Switching Frequency Line Regulation	$8V \le V_{IN} \le V_{MAX}$ (Note 7)	•		0.03	0.1	%/\
Error Amplifier Voltage Gain (Note 6)	1V ≤ V _C ≤ 4V	102		2000	2000000	V٨
Error Amplifier Transconductance			3700	5000	8000	μmho
Error Amplifier Source and Sink Current	Source (V _{FB} = 2V) Sink (V _{FB} = 2.5V)		100 0.7	140 1	225 1.6	μA mA
Feedback Pin Bias Current	$V_{FB} = V_{REF}$	•		0.5	2	μ
Reference Voltage	V _C = 2V		2.155	2.21	2.265	1
Reference Voltage Tolerance	V _{REF} (Nominal) = 2.21V All Conditions of Input Voltage, Output Voltage, Temperature and Load Current	03/19		±0.5 ±1	±1.5 ±2.5	%
Reference Voltage Line Regulation	$8V \le V_{IN} \le V_{MAX}$ (Note 7)	•		0.005	0.02	%∧
V _C Voltage at 0% Duty Cycle	Over Temperature	OWIG .	7	1.5 - 4	1040)	mV/°C
Multiplier Reference Voltage		W		24	ACT/80	1
Shutdown Pin Current	$V_{SH} = 5V$ $V_{SH} \le V_{THRESHOLD} (= 2.5V)$:	5	10	20 50	μ <i>Α</i> μ <i>Α</i>
Shutdown Thresholds	Switch Duty Cycle = 0 Fully Shut Down	DIEM TO SERVICE SERVIC	2.2 0.1	2.45 0.3	2.7 0.5	V
Status Window*	As a Percent of Feedback Voltage		4	±5	6	%
Status High Level*	I _{STATUS} = 10μA Sourcing		3.5	4.5	5.0	\
Status Low Level*	I _{STATUS} = 1.6mA Sinking	•	W. Taran	0.25	0.4	\ \
Status Delay Time*	200113			9		μя
Status Minimum Width*	Lancard Control of the Control of th			30		μ
Freq Pin Voltage*	R _{FREQ} = 15k			1.55		1
COMOUT Saturation Voltage*	I _{SINK} = 10mA	•		0.5	1	V
COMOUT Leakage*	V _{COMOUT} = 30V	•			50	μА
Thermal Resistance Junction to Case	LT1074 LT1076				2.5 4.0	°C/W

* Refers to pins on the 11-pin package, which is not recommended for new designs.

The $\ensuremath{\bullet}$ denotes the specifications which apply over the full operating temperature range.

Note 1: To calculate maximum switch "on" voltage at currents between low and high conditions, a linear interpolation may be used.

Note 2: A feedback pin voltage (V_{FB}) of 2.5V forces the V_{C} pin to its low clamp level and the switch duty cycle to zero. This approximates the zero load condition where duty cycle approaches zero.

Note 3: Total voltage from V_{IN} pin to ground pin must be \geq 8V after startup for

proper regulation. For TA < 25°C, limit = 5V.

Note 4: Switch frequency is internally scaled down when the feedback pin voltage is less than 1.3V to avoid extremely short switch on times. During testing, V_{FB} is adjusted to give a minimum switch on time of $1\mu s$.


$$\label{eq:Note 5: loss} \text{Note 5: } I_{\text{LIM}} \approx \frac{R_{\text{LIM}} - 1k}{2k} \text{ (LT1074), } I_{\text{LIM}} \approx \frac{R_{\text{LIM}} - 1k}{5.5k} \text{ (LT1076).}$$

Note 6: Switch to input voltage limitation must also be observed.

Note 7: $V_{MAX} = 40V$ for the LT1074/76 and 60V for the LT1074HV/76HV.

Note 8: Does not include switch leakage.

BLOCK DIAGRAM



*Available only on the 11-pin package, which is not recommended for new designs.

BLOCK DIAGRAM DESCRIPTION

A switch cycle in the LT1074 is initiated by the oscillator setting the R/S latch. The pulse that sets the latch also locks out the switch via gate G1. The effective width of this pulse is approximately 700ns, which sets the maximum switch duty cycle to approximately 93% at 100kHz switching frequency. The switch is turned off by comparator C1, which resets the latch. C1 has a sawtooth waveform as one input and the output of an analog multiplier as the other input. The multiplier output is the product of an internal reference voltage, and the output of the error amplifier, A1, divided by the regulator input voltage. In standard buck regulators, this means that the output voltage of A1 required to keep a constant regulated output is independent of regulator input voltage. This greatly improves line transient response, and makes loop gain independent of input voltage. The error amplifier is a transconductance type with a G_M at null of approximately 5000µmho. Slew current going positive is 140µA, while negative slew current is about 1.1mA. This asymmetry helps prevent overshoot on startup. Overall loop frequency compensation is accomplished with a series RC network from V_C to ground.

Switch current is continuously monitored by C2, which resets the R/S latch to turn the switch off if an overcurrent condition occurs. The time required for detection and switch turn off is approximately 600ns. So minimum switch "on" time in current limit is 600ns. Under dead shorted output conditions, switch duty cycle may have to be as low as 2% to maintain control of output current. This would require switch on time of 200ns at 100kHz switching frequency, so frequency is reduced at very low output voltages by feeding the FB signal into the oscillator and creating a linear frequency downshift when the FB signal drops below 1.3V. Current trip level is set by the voltage on the I_{LIM} pin which is driven by an internal 320µA current source. When this pin is left open, it self-clamps at about 4.5V and sets current limit at 6.5A for the LT1074 and 2.6A for the LT1076. An external resistor can be connected from the lum pin to ground to set a lower current limit. A capacitor in parallel with this resistor will soft start the current limit. A slight offset in C2 guarantees that when the I_{LIM} pin is pulled to within 200mV of ground, C2 output will stay high and force switch duty cycle to zero.

An output voltage monitor is included on the chip. Its output is available only on the 11-pin* version. The monitor output* goes low when the voltage on the FB pin is more than 5% above or below the normal regulated value. This pin can be used to "hold off" load functions until the regulator output is normal or it can be used as a microprocessor reset.

The "Freq" pin* is used to raise switching frequency, and to synchronize the oscillator to an external signal. A resistor to ground will raise frequency. A 3V-5V pulse coupled through a diode will synchronize the internal oscillator from 110% to 160% of its normal frequency. The pulse should be 300ns wide. Synchronizing can also be done with the 5-lead LT1074 by pulling the $V_{\rm C}$ pin to ground for 300ns with a transistor. This has only a slight effect on regulated output voltage if the series resistor in the frequency compensation network is at least $1 {\rm k} \Omega$.


The "Shutdown" pin is used to force switch duty cycle to zero by pulling the l_{LIM} pin low, or to completely shut down the regulator. Threshold for the former is approximately 2.35V, and for complete shutdown, approximately 0.3V. Total supply current in shutdown is about $150\mu A.$ A $10\mu A$ pull-up current forces the shutdown pin high when left open. A capacitor can be used to generate delayed startup. A resistor divider will program "undervoltage lockout" if the divider voltage is set at 2.35V when the input is at the desired trip point.


The "Comout" pin* is an open collector switch whose voltage is the complement of the switch output (V_{SW}). In addition, the edges of Comout are slightly time-shifted to avoid overlap with V_{SW} . Comout is used to drive external MOSFETs in certain multiple-output and high efficiency applications.


The switch used in the LT1074 is a Darlington NPN (single NPN for LT1076) driven by a saturated PNP. Special patented circuitry is used to drive the PNP on and off very quickly even from the saturation state. This particular switch arrangement has no "isolation tubs" connected to the switch output, which can therefore swing to 40V below ground.


*Available only on the 11-pin package, which is not recommended for new designs.





















































VIN PIN

The V_{IN} pin is both the supply voltage for internal control circuitry and one end of the high current switch. It is important, *especially at low input voltages*, that this pin be bypassed with a low ESR, and low inductance capacitor to prevent transient steps or spikes from causing erratic operation. At full switch current of 5A, the switching transients at the regulator input can get very large as shown in Figure 1. Place the input capacitor very close to the regulator and connect it with wide traces to avoid extra inductance. Use radial lead capacitors.




Figure 1. Input Capacitor Ripple

 L_P = Total inductance in input bypass connections and capacitor.

"Spike" height
$$\left(\frac{dI}{dt} \bullet L_P\right)$$
 is approximately 2V *per inch* of lead length.

Step = 0.25V for ESR = 0.05 Ω and I_{SW} = 5A is 0.25V. Ramp = 125mV for C = 200 μ F, T_{ON} = 5 μ S, and I_{SW} = 5A is 125mV.

Input current on the V_{IN} Pin in shutdown mode is the sum of actual supply current ($\approx 140 \mu A$, with a maximum of $300 \mu A$) and switch leakage current. Consult factory for special testing if shutdown mode input current is critical.

GROUND PIN

It might seem unusual to describe a ground pin, but in the case of regulators, the ground pin must be connected properly to ensure good load regulation. The internal reference voltage is referenced to the ground pin; so any error in ground pin voltage will be multiplied at the output;

$$\Delta V_{OUT} = \frac{\left(\Delta V_{GND}\right)\left(V_{OUT}\right)}{2.21}$$

To ensure good load regulation, the ground pin must be connected directly to the proper output node, so that no high currents flow in this path. The output divider resistor should also be connected to this low current connection line as shown in Figure 2.




Figure 2. Proper Ground Pin Connection

FEEDBACK PIN

The feedback pin is the inverting input of an error amplifier which controls the regulator output by adjusting duty cycle. The non-inverting input is internally connected to a trimmed 2.21V reference. Input bias current is typically 0.5 μ A when the error amplifier is balanced ($I_{OUT}=0$). The error amplifier has asymmetrical G_M for large input signals to reduce startup overshoot. This makes the amplifier more sensitive to large ripple voltages at the feedback pin. 100mVp-p ripple at the feedback pin will create a 14mV offset in the amplifier, equivalent to a 0.7% output voltage shift. To avoid output errors, output ripple (p-p) should be less than 4% of DC output voltage at the point where the output divider is connected.

See the "Error Amplifier" section for more details.

Frequency Shifting at the Feedback Pin

The error amplifier feedback pin (FB) is used to downshift the oscillator frequency when the regulator output voltage

is low. This is done to guarantee that output short circuit current is well controlled even when switch duty cycle must be extremely low. Theoretical switch "on" time for a buck converter in continuous mode is;

$$t_{ON} = \frac{V_{OUT} + V_{D}}{V_{IN} \bullet f}$$

 V_D = Catch diode forward voltage ($\approx 0.5V$) f = Switching frequency

At f = 100kHz, t_{ON} must drop to 0.2 μ s when V_{IN} = 25V and the output is shorted (V_{OUT} = 0V). In current limit, the LT1074 can reduce t_{ON} to a minimum value of \approx 0.6 μ s, much too long to control current correctly for V_{OUT} = 0. To correct this problem, switching frequency is lowered from 100kHz to 20kHz as the FB pin drops from 1.3V to 0.5V. This is accomplished by the circuitry shown in Figure 3.




Figure 3. Frequency Shifting

Q1 is off when the output is regulating ($V_{FB}=2.21V$). As the output is pulled down by an overload, V_{FB} will eventually reach 1.3V, turning on Q1. As the output continues to drop, Q1 current increases proportionately and lowers the frequency of the oscillator. Frequency shifting starts when the output is $\approx 60\%$ of normal value, and is down to its minimum value of $\cong 20$ kHz when the output is $\cong 20\%$ of normal value. The rate at which frequency is shifted is determined by both the internal 3k resistor R3 and the external divider resistors. For this reason, R2 should not be increased to more than $4k\Omega$, if the LT1074 will be subjected to the simultaneous conditions of high input voltage and output short circuit.

Frequency Pin*

The frequency pin can be used to raise switching frequency either by drawing a DC current to ground through a resistor or by feeding in a synchronizing pulse as shown in Figure 4. They can also be done simultaneously. The resistor pulls current through Q_A to increase oscillator ramp current. A pulse fed into the FREQ pin will toggle the sync comparator which will synchronize the oscillator. Figure 5 shows switching frequency versus temperature and resistance value.

A logic level pulse through a diode will synchronize the internal oscillator over a range equal to actual internal frequency up to 1.9 times that frequency. This does *not* mean that an unboosted LT1074 can always be synchronized at 100kHz because the actual switching frequency over temperature can range from 90kHz to 110kHz. Units above 100kHz would not synchronize at 100kHz. Designed synchronizing frequency must be higher than the *maximum* unsynchronized frequency and lower than 1.8 times the *minimum* unsynchronized frequency. For an unboosted unit, this would be 115kHz to 171kHz.




Figure 4. Frequency Pin

*Available only on the 11-pin package, which is not recommended for new designs.






Figure 5. Frequency Boost

The synchronizing pulse should be \cong 300ns wide. Figure 4 shows how this can be generated with a PNP transistor when the synchronizing signal is wider than 300ns. If a logic one-shot is used, couple it with a diode as shown in Figure 4.

SHUTDOWN PIN

The shutdown pin is used for undervoltage lockout, micropower shutdown, soft start, delayed start, or as a general purpose on/off control of the regulator output. It controls switching action by pulling the I_{LIM} pin low, which forces the switch to a continuous "off" state. Full micropower shutdown is initiated when the shutdown pin drops below $0.3 \mbox{V}.$

The V/I characteristics of the shutdown pin are shown in Figure 6. For voltages between 2.5V and $\approx\!\!V_{IN}$, a current of $10\mu A$ flows out of the shutdown pin. This current increases to $\approx\!25\mu A$ as the shutdown pin moves through the 2.35V threshold. The current increases further to $\approx\!30\mu A$ at the 0.3V threshold, then drops to $\approx\!15\mu A$ as the shutdown voltage falls below 0.3V. The $10\mu A$ current source is included to pull the shutdown pin to its high or default state when left open. It also provides a convenient pullup for delayed start applications with a capacitor on the shutdown pin.

When activated, the typical collector current of Q1 in Figure 7, is \approx 2mA. A soft start capacitor on the I_{LIM} pin will




Figure 6. Shutdown Pin Characteristics

delay regulator shutdown in response to C1, by \approx (5V)(C_{LIM})/2mA. Soft start after full micropower shutdown is ensured by coupling C2 to Q1.




Figure 7. Shutdown Circuitry

Undervoltage Lockout

Undervoltage lockout point is set by R1 and R2 in Figure 8. To avoid errors due to the 10µA shutdown pin current, R2 is usually set at 5k, and R1 is found from:

$$R1 = R2 \frac{\left(V_{TP} - V_{SH}\right)}{V_{SH}}$$

 V_{TP} = Desired undervoltage lockout voltage. V_{SH} = Threshold for lockout on the shutdown pin = 2.45V.

If quiescent supply current is critical, R2 may be increased up to 15k Ω , but the denominator in the formula for R2 should replace V_{SH} with $V_{SH} - (10\mu A)(R2)$.

Hysteresis in undervoltage lockout may be accomplished by connecting a resistor (R3) from the I_{LIM} pin to the shutdown pin as shown in Figure 9. D1 prevents the shutdown divider from altering current limit.





Figure 8. Undervoltage Lockout



mwode and misself Figure 9. Adding Hysteresis

Trip Point =
$$V_{TP} = 2.35V \left(1 + \frac{R1}{R2}\right)$$

If R3 is added, the lower trip point (V_{IN} descending) will be the same. The upper trip point (V_{IJTP}) will be;

$$V_{UTP} = V_{SH} \left(1 + \frac{R1}{R2} + \frac{R1}{R3} \right) - 0.8V \left(\frac{R1}{R3} \right)$$

If R1 and R2 are chosen, R3 is given by

$$R3 = \frac{\left(V_{SH} - 0.8V\right)\left(R1\right)}{V_{UTP} - V_{SH}\left(1 + \frac{R1}{R2}\right)}$$

Example: An undervoltage lockout is required such that the output will not start until $V_{IN} = 20V$, but will continue to operate until V_{IN} drops to 15V. Let R2 = 2.32k.

R1=
$$(2.32k) \frac{(15V - 2.35V)}{2.35V} = 12.5k$$

R3 = $\frac{(2.35 - 0.8)(12.5)}{20 - 2.35(1 + \frac{12.5}{2.32})} = 3.9k$

STATUS PIN*

The status pin is the output of a voltage monitor "looking" at the feedback pin. It is low for a feedback voltage which is more than 5% above or below nominal. "Nominal" in this case means the internal reference voltage, so that the $\pm 5\%$ window tracks the reference voltage. A time delay of $\approx 10\mu s$ prevents short spikes from tripping the status low. Once it does go low, a second timer forces it to stay low for a minimum of $\approx 30\mu s$.

The status pin is modeled in Figure 10 with a 130μ A pullup to a 4.5V clamp level. The sinking drive is a saturated NPN




Figure 10. Adding Time Delays to Status Output

*Available only on the 11-pin package, which is not recommended for new designs.

with $\approx 100\Omega$ resistance and a maximum sink current of approximately 5mA. An external pullup resistor can be added to increase output swing up to a maximum of 20V.

When the status pin is used to indicate "output OK," it becomes important to test for conditions which might create unwanted status states. These include output overshoot, large signal transient conditions, and excessive output ripple. "False" tripping of the status pin can usually be controlled by a pulse stretcher network as shown in Figure 10. A single capacitor (C1) will suffice to delay an output "OK" (status high) signal to avoid false "true" signals during start-up, etc. Delay time for status high will be approximately (2.3 x 10^4) (C1), or $23\text{ms/}\mu\text{F}$. Status low delay will be much shorter, $\approx 600\mu\text{s/}\mu\text{F}$.

If false tripping of status "low" could be a problem, R1 can be added. Delay of status high remains the same if R1 \leq 10k Ω . Status low delay is extended by R1 to approximately R1 • C2 seconds. Select C2 for high delay and R1 for low delay.

Example: Delay status high for 10ms, and status low for 3ms

$$\text{C2} = \frac{10 \text{ms}}{23 \text{ms/}\mu\text{F}} = 0.47 \mu\text{F} \left(\text{Use } 0.47 \mu\text{F} \right)$$

$$R1 = \frac{3ms}{C2} = \frac{3ms}{0.47\mu F} = 6.4k\Omega$$

In this example D1 is not needed because R1 is small enough to not limit the charging of C2.

If very fast "low" tripping combined with long "high" delays is desired, use the D2, R2, R3, C3 configuration. C3 is chosen first to set "low" delay

$$\text{C3} \approx \frac{t_{L0W}}{2k\Omega}$$

R3 is then selected for "high" delay

$$R3 \approx \frac{t_{HIGH}}{C3}$$

For t_{LOW} = 100 μ s and t_{HIGH} = 10ms, C3 = 0.05 μ F and R3 = 200 $k\Omega$.

if quiescent supply current is critical, R2 m*nIQ TUOMOD

The comout pin is intended to be used to drive an external low on-resistance MOSFET which parallels the catch diode. This can improve efficiency considerably for higher input voltages where the diode is "on" for most of the time. Comout is an open collector NPN with 30V maximum operating voltage and a saturation resistance of $\approx 50\Omega.$ It has a typical sink current of 40mA with the saturation voltage guaranteed at 20mA.

EXTLIM PIN*

EXTLIM is intended as a sense pin for current limit when external power transistors are added. It can also be used to raise internal current limit by connecting an external resistor from EXTLIM to the V_{IN} pin. Current limit (minimum) can be increased from 5.5A to 6.5A with a 5.6k Ω resistor. This is allowed only for commercial parts operated at less than 40V input voltage. Capacitance between the EXTLIM pin and V_{SW} pin or ground should be minimized. Do not bypass the EXTLIM pin to V_{IN} with a capacitor; this increases internal current limit to a destructive fevel.

ILIM PIN

The I_{LIM} pin is used to reduce current limit below the preset value of 6.5A. The equivalent circuit for this pin is shown in Figure 11.




Figure 11. I_{LIM} Pin Circuit

When I_{LIM} is left open, the voltage at Q1 base clamps at 5V through D2. Internal current limit is determined by the current through Q1. If an external resistor is connected

*Available only on the 11-pin package, which is not recommended for new designs.



PIN DESCRIPTIONS

between I_{LIM} and ground, the voltage at Q1 base can be reduced for lower current limit. The resistor will have a voltage across it equal to (320 μ A) (R), limited to \approx 5V when clamped by D2. Resistance required for a given current limit is

$$R_{LIM} = I_{LIM} (2k\Omega) + 1k\Omega (LT1074)$$

$$R_{LIM} = I_{LIM} (5.5k\Omega) + 1k\Omega (LT1076)$$

As an example, a 3A current limit would require 3A (2k) + 1k = $7k\Omega$ for the LT1074. The accuracy of these formulas is $\pm 25\%$ for $2A \le I_{LIM} \le 5A$ (LT1074) and $0.7A \le I_{LIM} \le 1.8A$ (LT1076), so I_{LIM} should be set at least 25% above the *peak* switch current required.




Figure 12. Foldback Current Limit

Foldback current limiting can be easily implemented by adding a resistor from the output to the I_{LIM} pin as shown in Figure 12. This allows full desired current limit (with or without R_{LIM}) when the output is regulating, but reduces current limit under short circuit conditions. A typical value for R_{FB} is $5k\Omega$, but this may be adjusted up or down to set the amount of foldback. D2 prevents the output voltage from forcing current back into the I_{LIM} pin. To calculate a value for R_{FB} , first calculate R_{LIM} , then R_{FB} ;

$$R_{FB} = \frac{\left(I_{SC} - 0.44^{\star}\right)\left(R_{L}\right)}{0.5^{\star}\left(R_{L} - 1k\Omega\right) - I_{SC}}\left(R_{L} \operatorname{ink}\Omega\right)$$

*Change 0.44 to 0.16, and 0.5 to 0.18 for LT1076.

Example: $I_{LIM} = 4A$, $I_{SC} = 1.5A$, $R_{LIM} = (4)(2k) + 1k = 9k$

$$R_{FB} = \frac{(1.5 - 0.44)(9k\Omega)}{0.5(9k - 1k) - 1.5} = 3.8k\Omega$$

ERROR AMPLIFIER and of mig 83 and most stude sead?

The error amplifier in Figure 13 is a single stage design with added inverters to allow the output to swing above and below the common mode input voltage. One side of the amplifier is tied to a trimmed internal reference voltage of 2.21V. The other input is brought out as the FB (feedback) pin. This amplifier has a G_M (voltage "in" to current "out") transfer function of $\approx\!5000\mu\text{mho}$. Voltage gain is determined by multiplying G_M times the total equivalent output loading, consisting of the output resistance of Q4 and Q6 in parallel with the series RC external frequency compensation network. At DC, the external RC is ignored, and with a parallel output impedance for Q4 and Q6 of 400k Ω , voltage gain is ≈ 2000 . At frequencies above a few hertz, voltage gain is determined by the external compensation, R_C and C_C .

$$A_V = \frac{G_m}{2\pi \cdot f \cdot C_C}$$
 at midfrequencies $A_C = G_m \cdot R_C$ at highfrequencies




Figure 13. Error Amplifier

Phase shift from the FB pin to the V_C pin is 90° at midfrequencies where the external C_C is controlling gain, then drops back to 0° (actually 180° since FB is an inverting input) when the reactance of C_C is small compared to R_C . The low frequency "pole" where the reactance of C_C is equal to the output impedance of Q4 and Q6 (r_O), is

$$f_{POLE} \, = \, \frac{1}{2\pi \, ^{\bullet} r_0 \, ^{\bullet} C} \ \ \, r_0 \, \approx \, 400 k \Omega \label{eq:fpole}$$

Although f_{POLE} varies as much as 3:1 due to r_0 variations, mid-frequency gain is dependent only on G_M , which is specified much tighter on the data sheet. The higher frequency "zero" is determined solely by R_C and C_C .

$$f_{ZERO} = \frac{1}{2\pi \cdot R_C \cdot C_C}$$

The error amplifier has asymmetrical peak output current. Q3 and Q4 current mirrors are unity gain, but the Q6 mirror


has a gain of 1.8 at output null and a gain of 8 when the FB pin is high (Q1 current = 0). This results in a maximum positive output current of 140 μ A and a maximum negative (sink) output current of \cong 1.1mA. The asymmetry is deliberate — it results in much less regulator output overshoot during rapid startup or following the release of an output overload. Amplifier offset is kept low by area scaling Q1 and Q2 at 1.8:1.

Amplifier swing is limited by the internal 5.8V supply for positive outputs and by D1 and D2 when the output goes low. Low clamp voltage is approximately one diode drop ($\approx 0.7V - 2mV/^{\circ}C$).

Note that both the FB pin and the V_{C} pin have other internal connections. Refer to the frequency shifting and synchronizing discussions.


TYPICAL APPLICATIONS

Tapped Inductor Buck Converter



TYPICAL APPLICATIONS


Positive to Negative Converter



- * = 1% FILM RESISTORS
- D1 = MOTOROLA-MBR745 C1 = NICHICON-UPL1C221MRH6
 - C2 = NICHICON-UPL1A102MRH6
 - L1 = COILTRONICS-CTX25-5-52
- [†] LOWER REVERSE VOLTAGE RATING MAY BE USED FOR LOWER INPUT VOLTAGES. LOWER CURRENT RATING IS ALLOWED FOR LOWER OUTPUT CURRENT. SEE AN44.
- ** LOWER CURRENT RATING MAY BE USED FOR LOWER OUTPUT CURRENT. SEE AN44.
- ** R1, R2, AND C4 ARE USED FOR LOOP FREQUENCY COMPENSATION, BUT R1 AND R2 MUST BE INCLUDED IN THE CALCULATION FOR OUTPUT VOLTAGE DIVIDER VALUES. FOR HIGHER OUTPUT VOLTAGES, INCREASE R1, R2 AND R3 PROPORTIONATELY: $R3 = V_{OUT} - 2.37 (K\Omega)$ R1 = (R3) (1.86)
- R2 = (R3)(3.65)
- *** MAXIMUM OUTPUT CURRENT OF 1A IS DETERMINED BY MINIMUM INPUT VOLTAGE OF 4.5V. HIGHER MINIMUM INPUT VOLTAGE WILL ALLOW MUCH HIGHER OUTPUT CURRENTS. SEE AN44.

LT1074 - TA03

Negative Boost Converter





5V Step-Down Switching Regulator

FEATURES

- Fixed 5V Output
- 2A On-Board Switch
- 100kHz Switching Frequency
- 2% Output Voltage Tolerance Over Temperature
- Greatly Improved Dynamic Behavior
- Available in Low Cost 5-Lead Package
- Only 9.5mA Quiescent Current
- Operates Up to 60V Input

APPLICATIONS

- 5V Output Buck Converter
- Tapped Inductor Buck Converter with 4A Output at 5V
- Positive-to-Negative Converter

DESCRIPTION

The LT1076-5 is a 2A fixed 5V output monolithic bipolar switching regulator which requires only a few external parts for normal operation. The power switch, all oscillator and control circuitry, all current limit components, and an output monitor are included on the chip. The topology is a classic positive "buck" configuration but several design innovations allow this device to be used as a positive-tonegative converter, a negative boost converter, and as a flyback converter. The switch output is specified to swing 40V below ground, allowing the LT1076-5 to drive a tapped inductor in the buck mode with output currents up to 4A.


The LT1076-5 uses a true analog multiplier in the feedback loop. This makes the device respond nearly instantaneously to input voltage fluctuations and makes loop gain independent of input voltage. As a result, dynamic behavior of the regulator is significantly improved over previous designs.

On-chip pulse by pulse current limiting makes the LT1076-5 nearly bust-proof for output overloads or shorts. The input voltage range as a buck converter is 8V to 60V, but a self-boot feature allows input voltages as low as 5V in the inverting and boost configurations.

The LT1076-5 is available in a low cost 5-lead TO-220 package with frequency pre-set at 100kHz and current limit at 2.6A. See Application Note 44 for design details.


TYPICAL APPLICATION

Basic Positive Buck Converter



ABSOLUTE MAXIMUM RATINGS PACKAGE/ORDER INFORMATION

Input Voltage
LT1076-5 45V
LT1076HV-5 64V
Switch Voltage with Respect to Input Voltage
LT1076-5
T1076HV-575V
Switch Voltage with Respect to Ground Pin
(V _{SW} Negative)
LT1076-5 (Note 5)
LT1076HV-5 (Note 5)
Sense Pin Voltage –2V, +10V
Maximum Operating Ambient Temperature Range
LT1076C-5, LT1076HVC-5 0°C to 70°C
Maximum Operating Junction Temperature Range
LT1076C-5, LT1076HVC-5 0°C to 125°C
Maximum Storage Temperature65°C to 150°C
Lead Temperature (Soldering, 10 sec.) 300°C



ELECTRICAL CHARACTERISTICS $T_J = 25^{\circ}C$, $V_{IN} = 25V$, unless otherwise noted.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Switch "On" Voltage (Note 1)	I _{SW} = 0.5A I _{SW} = 2A	:			1.2 1.7	V
Switch "Off" Leakage	V _{IN} = 25V, V _{SW} = 0 V _{IN} = V _{MAX} , V _{SW} = 0 (Note 6)				150 250	μA μA
Supply Current (Note 2)	$V_{OUT} = 5.5V$, $V_{IN} \le 40V$ $40V < V_{IN} < 60V$:		8.5 9.0	11 12	mA mA
Minimum Supply Voltage	Normal Mode Startup Mode (Note 3)	:		7.3 3.5	8.0 4.8	V V
Switch Current Limit (Note 4)		•	2	2.6	3.2	A
Maximum Duty Cycle		•	85	90	7-11	%
Switching Frequency	$T_J \le 125$ °C $V_{OUT} = V_{SENSE} = 0V \text{ (Note 4)}$	•	90 85	100 20	110 120	kHz kHz kHz
Switching Frequency Line Regulation	8V ≤ V _{IN} ≤ V _{MAX} (Note 7)	•		0.03	0.1	%/V
Error Amplifier Voltage Gain (Note 7)	$1V \le V_C \le 4V$			2000		V/V
Error Amplifier Transconductance (Note 7)			3700	5000	8000	μmho
Error Amplifier Source and Sink Current	Source (V _{SENSE} = 4.5V) Sink (V _{SENSE} = 5.5V)		100 0.7	140 1.0	225 1.6	μA mA
Sense Pin Divider Resistance			3	5	8	kΩ
Sense Voltage	V _C = 2V	•	4.85	5	5.15	V

ELECTRICAL CHARACTERISTICS $T_J = 25^{\circ}C$, $V_{IN} = 25V$, unless otherwise noted.

PARAMETER	CONDITIONS		MIN TYP MAX	UNITS
Output Voltage Tolerance	V _{OUT} (Nominal) = 5V All Conditions of Input Voltage, Output Voltage, Temperature and Load Current	• nugn	±0.5 ±2 ±1.0 ±3	%
Output Voltage Line Regulation	8V ≤ V _{IN} ≤ V _{MAX} (Note 6)		0.005 0.02	%/V
V _C Voltage at 0% Duty Cycle	Over Temperature VGA	•	1.5 G-VIII	mV/°C
Multiplier Reference Voltage	FOR STREET DESCRIPTION OF STREET		24	V
Thermal Resistance Junction to Case	VCE	Sine.	(6904)	°C/W

The lacktriangle denotes specifications which apply over the full operating temperature range.

Note 1: To calculate maximum switch "on" voltage at currents between low and high conditions, a linear interpolation may be used.

Note 2: A sense pin voltage (V_{SENSE}) of 5.5V forces the V_C pin to its low clamp level and the switch duty cycle to zero. This approximates the zero load condition where duty cycle approaches zero.

Note 3: Total voltage from V_{IN} pin to ground pin must be \geq 8V after startup for proper regulation.

Note 4: Switch frequency is internally scaled down when the sense pin voltage is less than 2.6V to avoid extremely short switch on times. During current limit testing, V_{SENSE} is adjusted to give a minimum switch on time of $1\mu s$.

Note 5: Switch to input voltage limitation must also be observed.

Note 6: $V_{MAX} = 40V$ for the LT1076-5 and 60V for the LT1076HV-5.

Note 7: Error amplifier voltage gain and transconductance are specified relative to the internal feedback node. To calculate gain and transconductance from the sense pin (Output) to the V_{C} pin, multiply by 0.44.



Offline Switching Regulator

FEATURES

- ±1% Line and Load Regulation with No Opto-Coupler
- Switch Frequency up to 200kHz
- Internal 2A Switch and Current Sense (LT1103)
- Internal 1A Totem Pole Driver (LT1105)
- Start-Up Mode Draws Only 200µA
- Fully Protected Against Overloads
- Overvoltage Lockout of Main Supply
- Protected Against Underdrive or Overdrive to FET
- Operates in Continuous or Discontinuous Mode
- Ideal for Flyback and Forward Topologies
- Isolated Flyback Mode Has Fully Floating Outputs

APPLICATIONS

- Up to 250W Isolated Mains Converter
- Up to 50W Isolated Telecom Converter
- Fully Isolated Multiple Outputs
- Distributed Power Conversion Networks


DESCRIPTION

The LT1103 Offline Switching Regulator is designed for high input voltage applications using an external FET switch whose source is driven by the open collector output of the LT1103. The LT1103 is optimized for 15W–100W applications. For higher power applications or additional switch current flexibility, the LT1105 is available and its totem pole output drives the gate of an external FET. Unique design of the LT1103/LT1105 eliminates the need for an opto-coupler while still providing ±1% load and line regulation in a magnetic flux-sensed converter. This significantly simplifies the design of offline power supplies and reduces the number of components which must cross the isolation barrier to one, the transformer.

The LT1103/LT1105 current mode switching techniques are well suited to transformer-isolated flyback and forward topologies while providing ease of frequency compensation with a minimum of external components. Low external part count for a typical application combines with

TYPICAL APPLICATION

Fully-Isolated Flyback 100kHz 50W Converter with Load Regulation Compensation



DESCRIPTION

a 200kHz maximum switching frequency to achieve high power density. Performance at switching frequencies above 100kHz may be degraded due to internal timing constraints associated with fully-isolated flyback mode.

Included are the oscillator, control, and protection circuitry such as current limit and overvoltage lockout. Switch frequency and maximum duty cycle are adjustable. Bootstrap circuitry draws 200µA for startup of isolated topologies. A 5V reference as well as a 15V gate bias are available to power external primary-side circuitry. No external current sense resistor is necessary with LT1103 because it is integrated with the high current switch. The LT1105 brings out the input to the current limit amplifier and requires the use of an external sense resistor.

The LT1103/LT1105 have unique features not found on other offline switching regulators. Adaptive anti-sat switch drive allows wide-ranging load currents while maintaining high efficiency. The external FET is protected from insufficient or excessive gate drive voltage with a drive detection circuit. An externally activated shutdown mode reduces total supply current to less than 200 μ A, typical for standby operation. Fully isolated and regulated outputs can be generated in the optional isolated flyback mode without the need for opto-couplers or other isolated feedback paths.

WARNING!

DANGEROUS AND LETHAL POTENTIALS ARE PRESENT IN OFFLINE CIRCUITS!

BEFORE PROCEEDING ANY FURTHER, THE READER IS WARNED THAT CAUTION MUST BE USED IN THE CONSTRUCTION, TESTING AND USE OF OFFLINE CIRCUITS. HIGH VOLTAGE, AC LINE-CONNECTED POTENTIALS ARE PRESENT IN THESE CIRCUITS. EXTREME CAUTION MUST BE USED IN WORKING WITH AND MAKING CONNECTIONS TO THESE CIRCUITS. REPEAT: OFFLINE CIRCUITS CONTAIN DANGEROUS, AC LINE-CONNECTED HIGH VOLTAGE POTENTIALS. USE CAUTION.


ALL TESTING PERFORMED ON AN OFFLINE CIRCUIT MUST BE DONE WITH AN ISOLATION TRANSFORMER CONNECTED BETWEEN THE OFFLINE CIRCUIT'S INPUT AND THE AC LINE. USERS AND CONSTRUCTORS OF OFFLINE CIRCUITS MUST OBSERVE THIS PRECAUTION WHEN CONNECTING TEST EQUIPMENT TO THE CIRCUIT TO AVOID ELECTRIC SHOCK. REPEAT: AN ISOLATION TRANSFORMER MUST BE CONNECTED BETWEEN THE CIRCUIT INPUT AND THE AC LINE IF ANY TEST EQUIPMENT IS TO BE CONNECTED.

ABSOLUTE MAXIMUM RATINGS

V _{IN}	30V
V _{SW} Output Voltage (LT1103)	
V _{SW} Output Current (200ns)(LT1105)	
V _C , FB, OSC, SS	6V
I _{LIM} (LT1105)	
OVLO Input Current	
Lead Temperature (Soldering, 10 sec.)	

Maximum Operating Ambient	Temperature Range
LT1103C	0°C to 70°C
LT1105C	0°C to 70°C
Maximum Operating Junction	Temperature Range
LT1103C	
LT1105C	0°C to +100°C
Storage Temperature Range	65°C to +150°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS

 V_{IN} = 20V, V_C = 0.85V, OVLO = 0V, V_{SW} Open, T_A = 25°C, unless otherwise noted.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Supply Current	8V < V _{IN} < 30V, After device has started	•	10	18	25	mA
Start-Up Current	V _{IN} < V _{IN} Start Threshold	•	erud sale	200	400	μА
V _{IN} Start Threshold	1/6 n - 22 16 - 3/	•	14.5	16.0	17.5	V
V _{IN} Shutdown Threshold	Note: Switching stops when V _{SW} < 10V (LT1103) Note: Switching stops when V _{GATE} < 10V (LT1105)	•	6.5	7.0	8.0	V
5V Reference Voltage	200	•	4.80	4.95	5.20	V
V _{REF} Line Regulation	10V < V _{IN} < 30V	•	0	0.025	0.075	%/V
V _{REF} Load Regulation	0mA < I _L < 20mA (8 epo 4) 4505 = 81070 epo 0	• (8	WITH BO	0.025	0.05	%/mA
V _{REF} Short Circuit Current		•	25 🔟	60	110	mA
15V Gate Bias Reference	17 < V _{IN} < 30V, 0mA < I _L < 30mA	•	13.8	15.0	16.2	V
15V Dropout Voltage	V _{IN} = 15V, I _L = 30mA	•	Haines part	2.0	2.5	V
15V Short Circuit Current	USE a service America and	•	30	70	130	mA
Oscillator Scaling Factor	$FB = 4V, V_C = Open, Measured at V_{SW}, I_{SW} = 25mA, \\ OVLO = 5V, F_{OSC} = SF/C_{OSC}, 40kHz < F_{OSC} < 200kHz$	•	36 32	40 40	44 48	Hz • μF Hz • μF
Oscillator Valley Voltage	Isw = 750mA	13.10		2.0	(LT1105)	V
Oscillator Peak Voltage	1000pl = 1000pl		(201	4.5	Rise Tim	V
	Start-Up Current V _{IN} Start Threshold V _{IN} Shutdown Threshold 5V Reference Voltage V _{REF} Line Regulation V _{REF} Load Regulation V _{REF} Short Circuit Current 15V Gate Bias Reference 15V Dropout Voltage 15V Short Circuit Current Oscillator Scaling Factor	$Start-Up \ Current \ V_{IN} \ Start \ Threshold \ Thres$	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$

ELECTRICAL CHARACTERISTICS

 V_{IN} = 20V, V_{C} = 0.85V, OVLO = 0V, V_{SW} Open, T_{A} = 25°C, unless otherwise noted.

SYMBOL	PARAMETER	CONDITONS			MIN	TYP	MAX	UNIT
DC	Preset Max. Switch Duty Cycle (LT1103) Preset Max. Switch Duty Cycle (LT1105)	$\label{eq:FB} \begin{array}{l} FB=4V,V_C=0 pen,F_{OSC}=40 kHz,I_{SW}=25 mA,\\ Note: Maximum Duty Cycle can be altered at OS\\ FB=4V,V_C=0 pen,F_{OSC}=40 kHz,I_{SW}=25 mA,\\ Note: Maximum Duty Cycle can be altered at OS \end{array}$	C pin	•	58 56	65 63	72 70	%
322	OVLO Threshold	Overvoltage Lockout Threshold at which switching is inhibited	ET WEV	•	2.3	2.5	2.7	٧
	OVLO Input Bias Current	OVLO = 2V, Measured out of pin (Note 1)		•	10-230	1.0	3.0	μА
V _{FB}	FB Threshold Voltage	I(V _C) = 0mA	CRISCO	388.8	4.425 4.400	4.50 4.50	4.575 4.600	V CASE
	FB Input Bias Current	FB = 4V (Note 2)		•	5	10	20	μА
	Change in FB Input Bias Current with Change in V _C	FB = 4V, V _C = 1V to 4V (Note 2)		•	9 8	11	13 14	μΑ/V μΑ/V
	FB Threshold Line Regulation	10V < V _{IN} < 30V		•		0.025	0.05	%/V
gm	Error Amp Transconductance	$\Delta I(V_C) = \pm 50 \mu A$		•	9k 6k	12k 12k	15k 18k	μmho μmho
A _V	Error Amp Voltage Gain	1V < V _C < 3V		•	500	1250		V/V
Melyson in the	V _C Switching Threshold	Switch Duty Cycle = 0%	ta unio e que e la	•	0.85	1.25	1.4	V
	Shutdown Threshold Voltage	2017	HESTS	•	75	150	250	mV
	Error Amp Source Current	i = 25°C, unless otherwise noted.	T James Wal	•	150	275	350	μΑ
REPRIN	Error Amp Sink Current	anoma	sing	•	1.5	3	4.5	mA
Am	Error Amp Clamp Voltage	FB = 4.75V FB = 4.0V	» V8	•	0.3 4.2	0.7 4.4	0.9 4.6	V
	Soft-Start Charging Current	SS = 0V	NIX	•	25	40	60	μА
	Soft-Start Reset Current	V _{IN} = 6V, SS = 0.3V		•	1	2	9 8 4	mA
	Output Switch Leakage (LT1103)	V _{SW} = 45V V _{SW} = 15V	elch	•	neghi) i	HVIO.IBL®	500 200	μA μA
BV	Switch Breakdown Voltage (LT1103)	I _{SW} = 5mA	109	•	50	70	in vo	V
Arriva?	V _{SW} Current Limit (LT1103)	Duty Cycle = 25% (Note 3)	ām0	•	2.0	2.5	3.0	А
Am.	Output Switch ON Resistance (LT1103)	Antitis As Auth Miles will	277	•	roud Dun Radacia	0.4	0.75	Ω
Δl _{IN} Δl _{SW}	I _Q Increase During Switch ON Time (LT1103)	I _{SW} = 0.5A to 1.5A	Voje	•	egatioV	30	50	mA/A
(g + sH	Switch Output High Level (LT1105)	I _{SW} =200mA, V _{GATE} = 15V I _{SW} = 750mA, V _{GATE} = 15V	- 114	•	13.0 12.5	13.5 13.2	RibaO	V
Mazk	Switch Output Low Level (LT1105)	I _{SW} = 200mA I _{SW} = 750mA	avo	•	ellov vol	0.25 0.75	0.50 1.50	V
	Rise Time (LT1105)	CL = 1000pF		-	getleV X	50	Oscill	ns
	Fall Time (LT1105)	CL = 1000pF				20		ns

ELECTRICAL CHARACTERISTICS

V_{IN} = 20V, V_C = 0.85V, OVLO = 0V, V_{SW} Open, T_A = 25°C, unless otherwise noted.


SYMBOL	PARAMETER	CONDITONS	MIN		TYP	MAX	Tomerandi
	I _{LIM} Threshold Voltage (LT1105)	Duty Cycle = 25% (Note 4)		300 375 450	450		
	Low Switch Drive Lockout Threshold	Measured at V _{SW} (LT1103) Measured at 15V Gate Bias Reference (LT1105)	•	9.0	9.5	10.5	V
	High Switch Drive Lockout Threshold	Measured at V _{SW} (LT1103) Measured at 15V Gate Bias Reference (LT1105)	•	17.0	18.5	20.0	V


The • denotes specifications which apply over the full operating temperature range.


Note 1: The OVLO pin is clamped with a 5.5V Zener and can sink a maximum input current of 1mA.


Note 2: FB input bias current changes as a function of the V_C pin voltage. Rate of change of FB input bias current is $11\mu AV$ of change on V_C . By including a resistor in series with the FB pin, load regulation can be set to zero.


Note 3: Current limit on V_{SW} is constant for DC < 35% and decreases for DC > 35% due to internal slope compensation circuity. The LT1103 switch current limit is given by $I_{LIM}=1.76$ (1.536 – DC) above 35% duty cycle. Note 4: The current limit threshold voltage is constant for DC < 35% and decreases for DC > 35% due to internal slope compensation circuitry. The LT1105 switch current limit threshold voltage is given by $V_{LIM}=0.264$ (1.536 – DC) above 35% duty cycle.




































































































-75 -50 -25

V_C Switching Threshold Voltage vs Temperature




LT1103 Output Switch Leakage **Current vs Temperature** 200




LT1103 Switch Saturation Voltage

TEMPERATURE (°C)


0 25 50 75 100 125 150 175




LT1103 V_{SW} Current Limit vs




LT1103 V_{SW} Current Limit vs




LT1103 Driver Current vs Temperature





LT1105 V_{SW} Low Saturation Voltage vs Temperature




LT1105 V_{SW} High Saturation Voltage vs Temperature









PIN FUNCTIONS

LT1103

FB: The Feedback pin is the inverting input to the sampling error amplifier. The noninverting input is tied to a 4.5V reference. The FB pin is used for output voltage sensing. The input bias current is a function of the control pin V_C voltage and can be used for load regulation compensation by including a resistor in series with the FB pin. The sampling error amplifier has a typical gm of 0.012 mhos and the output of the sampling error amplifier has asymmetrical slew rate to reduce overshoot during startup conditions or following the release of an output overload.

 V_C : The V_C control pin is used for frequency compensation, current limiting and shutdown. It is the high impedance output of the sampling error amplifier and the input of the current limit comparator.

GND: The Ground pin acts as both the negative sense point for the internal sampling error amplifier feedback signal and as the high current path for the 2A switch. Also, the case of the 7-lead TO-220 is connected to ground. Proper connections to ground for signal paths and high current paths must be made in order to insure good load regulation.

OSC: The Oscillator pin sets the operating frequency of the regulator with one external capacitor to ground. Maximum

duty cycle can also be adjusted by using an external resistor to alter the charge/discharge ratio.

 V_{IN} : The Input Supply pin is designed to operate with voltages of 12V to 30V. The supply current is typically 200 μ A up to the startup threshold of 16V. Normal operating supply current is fairly flat at 18mA down to the shutdown threshold of 7V. Switching is inhibited for V_{IN} less than 12V due to the gate drive detection circuit.

15V: A 15V reference is used to bias the gate of an external power FET. The voltage temperature coefficient is typically 3mV/°C and the output can source 30mA. Typical dropout voltage is 1.5V for V_{IN} less than 17V and 30mA of load current.

 V_{SW} : The Switch Output pin is the collector of the internal NPN power switch. This pin has a typical ON resistance of 0.4Ω and a minimum breakdown voltage of 50V. This pin also ties to the FET gate drive detection circuit.

LT1105

All functions on the LT1105 are equivalent to the LT1103 with the exception of the V_{SW} pin and the I_{LIM} pin and the availability of the OVLO, 5V, and SS functions.

OVLO: The Overvoltage Lockout pin inhibits switching when the pin is pulled above its threshold voltage of 2.5V.



PIN FUNCTIONS

OVLO is implemented with a resistor divider network from the rectified DC line and is used to protect the external FET from an overvoltage condition in the off state. This function is only available on the 14-lead DIP.


5V: A 5V reference is available to power primary-side circuitry. The temperature coefficient is typically 50ppm/°C and the output can source 25mA. This function is only available on the 14-lead DIP.

SS: The Soft-start pin is used to either program start-up time with a capacitor to ground or to set external current limit with a resistor divider. The SS pin has a 40μ A pullup current and is reset to 0V by a 1mA pulldown current


during startup and shutdown. This function is only available on the 14-lead DIP.

 V_{SW} : The Switch Output pin is the output of a 1A NPN totem pole stage. The V_{SW} pin turns the external FET on by pulling its gate high. Break-Before-Make action of 200ns on each switch edge is built in to eliminate cross-conduction currents.

 I_{LIM} : The I_{LIM} pin is the input to the current limit amplifier and requires the use of a non-inductive, power sense resistor from I_{LIM} to ground to set current limit. The typical current limit threshold voltage is 350mV.



BLOCK DIAGRAMS



OPERATION

LT1103

The LT1103 is a current-mode switcher. Switch duty cycle is controlled by switch current rather than directly by the output voltage. Referring to the block diagram, the switch is turned on at the start of each oscillator cycle. It is turned off when switch current reaches a pre-determined level. Control of output voltage is obtained by using the output of a voltage sensing error amplifier to set current trip level. This technique has several advantages. First, it has immediate response to input voltage variations, unlike ordinary switchers which have notoriously poor line transient response. Second, it reduces the 90° phase shift at mid-

frequencies in the transformer. This greatly simplifies closed loop frequency compensation under widely varying input voltage or output load conditions. Finally, it allows simple pulse-by-pulse current limiting to provide maximum switch protection under output overload or short-circuit conditions.

A start-up loop with hysteresis allows the IC supply voltage to be bootstrapped from an extra primary-side winding on the power transformer. From 0V to 16V on V_{IN} , the LT1103 is in a pre-start mode and total input current is typically $200\mu A.$ Above 16V, up to 30V, the 6V regulator that biases the internal circuitry and the externally avail-



OPERATION

able 15V regulator is turned on. The internal circuitry remains biased on until V_{IN} drops below 7V and the part returns to the pre-start mode. Output switching stops when the V_{SW} drive is less than 10V corresponding to V_{IN} of about 12V.

The oscillator provides the basic clock for all internal timing. Frequency is adjustable to 200kHz with one external capacitor from OSC to ground. The oscillator turns on the output switch via the logic and driver circuitry. Adaptive anti-sat circuitry detects the onset of saturation in the power switch and adjusts driver current instantaneously to limit switch saturation. This minimizes driver dissipation and provides very rapid turn-off of the switch.

The LT1103 is designed to drive the source of an external power FET in common-gate configuration. The 15V regulator biases the gate to guarantee the FET is on when the switch is on. Special drive detection circuitry senses the gate bias voltage and prevents the output switch from turning on if the gate voltage is less than 10V or greater than 20V, the industry standards for power MOSFET operation.

The switch current is sensed internally and amplified to trip the comparator and turn off the switch according to the $V_{\rm C}$ pin control voltage. A blanking circuit suppresses the output of the current limit comparator for 500ns at the beginning of each switch cycle. This prevents false tripping of the comparator due to current spikes caused by external parasitic capacitance and diode stored charge.

The 4.5V Zener-based reference biases the positive input of the sampling error amplifier. The negative input (FB) is used for output voltage sensing. The sampling error amplifier allows the LT1103 to operate in fully-isolated flyback mode by regulating from the flyback voltage of the bootstrap winding. The leakage inductance spike at the leading edge of the flyback waveform is ignored with a blanking circuit. The flyback waveform is directly proportional to the output voltage in a transformer-coupled flyback topology. Output voltages are fully floating up to the breakdown voltage of the transformer windings. Multiple floating outputs are easily obtained with additional windings.

The error signal developed at the comparator input is brought out externally. This V_{C} pin has three functions including frequency compensation, current limit adjustment, and total regulator shutdown. During normal operation, this pin sits at a voltage between 1.2V (low output current) and 4.4V (high output current). The error amplifier is a current output (gm) type, so this voltage can be externally clamped for adjusting current limit. Switch duty cycle goes to zero if the V_{C} pin is pulled to ground through a diode, placing the LT1103 in an idle mode. Pulling the V_{C} pin below 0.15V causes total regulator shutdown and places the LT1103 in a pre-start mode.

LT1105

The LT1105 is a current-mode switcher. Switch duty cycle is controlled by switch current rather than directly by output voltage. Referring to the block diagram, the switch is turned on at the start of each oscillator cycle. It is turned off when switch current reaches a pre-determined level. Control of output voltage is obtained by using the output of a voltage sensing error amplifier to set current trip level. This technique has several advantages. First, it has immediate response to input voltage variations, unlike ordinary switchers which have notoriously poor line transient response. Second, it reduces the 90° phase shift at midfrequencies in the transformer. This greatly simplifies closed loop frequency compensation under widely varying input voltage or output load conditions. Finally, it allows simple pulse-by-pulse current limiting to provide maximum switch protection under output overload or short-circuit conditions.

A start-up loop with hysteresis allows the IC supply voltage to be bootstrapped from an extra primary-side winding on the power transformer. From 0V to 16V on V_{IN} , the LT1105 is in pre-start mode and total input current is typically 200 μ A. Above 16V, up to 30V, the 6V regulator that biases the internal circuitry and the externally available 5V and 15V regulators are turned on. The internal circuitry remains biased on until V_{IN} drops below 7V and the part returns to pre-start mode. Output switching stops when the 15V gate bias reference is less than 10V corresponding to V_{IN} of about 12V.

OPERATION

The oscillator provides the basic clock for all internal timing. Frequency is adjustable to 200kHz with one external capacitor from OSC to ground. The oscillator turns on the output switch via the logic and driver circuitry.

The LT1105 is designed to drive the gate of an external power FET in common-source configuration. The drivers and the 1A maximum totem-pole output stage are biased from the 15V gate bias reference. Special drive detection circuity senses the gate bias reference voltage and prevents the output switch from turning on if this voltage is less than 10V or greater than 20V. Break-Before-Make action of 200ns is built into each switch edge to eliminate cross conduction currents.

Switch current is sensed externally through a precision, power resistor. This allows for greater flexibility in switch current and output power than allowed by the LT1103. The voltage across the sense resistor is fed into the I_{LIM} pin and amplified to trip the comparator and turn off the switch according to the $V_{\rm C}$ pin control voltage. A blanking circuit suppresses the output of the current limit comparator for 500ns at the beginning of each switch cycle. This prevents false tripping of the comparator due to current spikes caused by external parasitic capacitance and diode stored charge.

A 4.5V Zener-based reference biases the positive input of the sampling error amplifier. The negative input (FB) is used for output voltage sensing. The sampling error amplifier allows the LT1105 to operate in fully-isolated flyback mode by regulating the flyback voltage of the bootstrap winding. The leakage inductance spike at the

leading edge of the flyback waveform is ignored with a blanking circuit. The flyback waveform is directly proportional to the output voltage in the transformer-coupled flyback topology. Output voltages are fully floating up to the breakdown voltage of the transformer windings. Multiple floating outputs are easily obtained with additional windings.

The error signal developed at the comparator input is brought out externally. The V_{C} pin has three functions including frequency compensation, current limit adjustment, and total regulator shutdown. During normal operation, this pin sits at a voltage between 1.2V (low output current) and 4.4V (high output current). The error amplifier is a current output (gm) type, so this voltage can be externally clamped for adjusting current limit. Switch duty cycle goes to zero if the V_{C} pin is pulled to ground through a diode, placing the LT1105 in an idle mode. Pulling the V_{C} pin below 0.15V causes total regulator shutdown and places the LT1105 in pre-start mode.

The SS pin implements soft-start with one external capacitor to ground. The internal pullup current and clamp transistor limit the voltage at $V_{\rm C}$ to one diode drop above the voltage at the SS pin, thereby controlling the rate of rise of switch current in the regulator. The SS pin is reset to 0V when the LT1105 is in pre-start mode.

A final protection feature includes overvoltage lockout monitoring of the main supply voltage on the OVLO pin. If the OVLO pin is greater than 2.5V, the output switch is prevented from turning on. This function can be disabled by grounding the OVLO pin.

APPLICATIONS INFORMATION

Bootstrap Start

It is inefficient as well as impractical to power a switching regulator control IC from the rectified DC input as this voltage is several hundred volts. Self-biased switching regulator topologies take advantage of a lower voltage auxiliary winding on the power transformer or inductor to power the regulator, but require a startup cycle to begin regulation.

Start-up circuitry with hysteresis built into the LT1103/LT1105 allows the input voltage to increase from 0V to 16V before the regulator tries to start. During this time the startup current of the switching regulator is typically 200 μ A and all internal voltage regulators are off. The low quiescent current allows the input voltage to be trickled up with only 500 μ A of current from the rectified DC line voltage, thereby minimizing power dissipation in the startup resistor. At 16V, the internal voltage regulators are turned

on and switching begins. If enough power feeds back through the auxiliary winding to keep the input voltage to the switching regulator above 12V, then switching continues and a bootstrap start is accomplished. If the input voltage drops below 12V, then the FET drive detection circuit locks out switching. The input voltage continues to fall as the $V_{\rm IN}$ bypass capacitor is discharged by the normal quiescent current of the LT1103/LT1105. Once the input voltage falls below 7V, the internal voltage regulators are turned off and the switching regulator returns to the low startup current state. A continuous "burp start" mode indicates a fault condition or an incomplete power loop.

The trickle current required to bootstrap the regulator input voltage is typically generated with a resistor from the rectified DC input voltage. When combined with the regulator input bypass capacitor, the startup resistor creates a ramp whose slope governs the turn-on time of the regulator as well as the period of the "burp start" mode. The design trade-offs are power dissipated in the trickle resistor, the turn-on time of the regulator, and the hold-up time of the regulator input bypass capacitor. The value of the startup resistor is set by the minimum rectified DC input voltage to guarantee sufficient startup current. The recommended minimum trickle current is 500µA. The power rating of the startup resistor is set by the maximum rectified DC input voltage. A final consideration for the startup resistor is to insure that the maximum voltage rating of the resistor is not exceeded. Typical carbon film resistors have a voltage rating of 250V. The most reliable and economical solution for the startup resistor is generally provided by placing several 0.25W resistor in series.

The LT1103/LT1105 is designed to operate with supply pin voltages up to 30V. However, the auxiliary bias winding should be designed for a typical output voltage of 17V to minimize IC power dissipation and efficiency loss. Allowances must also be made for cross regulation of the bias voltage due to variations in the rectified DC line voltage and output load current.

Soft-Start

Soft-start refers to the controlled increase of switch current from a startup or shutdown state. This allows the power

supply to come up to voltage in a controlled manner and charge the output capacitor without activating current limit. In general, soft-start is not required on the LT1105 due to the design of the sampling error amplifier gm stage which generates asymmetrical slew capability on the $V_{\rm C}$ pin.

This feature exhibits itself as a typical 3mA sink current capability on the V_C pin whereas source current is only 275 μ A. The low gm of the error amplifier allows small-valued compensation capacitors to be used on V_C . This allows the sink current to slew the compensation capacitor quickly. Therefore, overshoot of the output voltage on startup sequences and recovery from overload or short circuit conditions is prevented. However, if a longer startup period is required, the soft-start function can be used.

Soft-start is implemented with an internal $40\mu A$ pullup and a transistor clamp on the V_C pin so that a single external capacitor from SS ground can define the linear ramp function. The voltage at V_C is limited to one V_{BE} above the Soft-start pin (SS). The time to maximum switch current is defined as the capacitance on SS multiplied by the active range in volts of the V_C pin divided by the pullup current:

$$T = \frac{C \bullet (3.2V)}{40 \mu A}$$

SS is reset to 0V whenever V_{IN} is less than 7V (pre-start mode) or when shutdown is activated by pulling V_{C} below 0.15V. The SS pin has a guaranteed reset sink current of 1mA when either the regulator supply voltage V_{IN} falls below 7V or the regulator is placed in shutdown.

Shutdown

The LT1103/LT1105 can be put in a low quiescent current shutdown mode by pulling V_C below 150mV. In the shutdown mode the internal voltage regulators are turned off, SS is reset to 0V and the part draws less than 200 μA . To initiate shutdown, about 400 μA must be pulled out of V_C until the internal voltage regulators turn off. Then, less than 50 μA pulldown current is required to maintain shutdown. The shutdown function has about 60mV of hysteresis on the V_C pin before the part returns to normal

operation. Soft-start, if used, controls the recovery from shutdown.

5V Reference

A5V reference output is available for the user's convenience to power primary-side circuitry or to generate a clamp voltage for switch current limiting. The output will source 25mA and the voltage temperature coefficient is typically $50ppm/^{\circ}C$. If bypassing of the 5V reference is required, a $0.1\mu F$ is recommended. Values of capacitance greater than $1\mu F$ may be susceptible to ringing due to decreased phase margin. In such cases, the capacitive load can be isolated from the reference output with a small series resistor at the expense of load regulation performance.

Overvoltage Lockout

The switching supply and primarily the external power MOSFET can be protected from an extreme surge of the input line voltage with the overvoltage lockout feature implemented on the OVLO pin. If the voltage on OVLO rises above its typical threshold voltage of 2.5V, output switching is inhibited. This feature can be implemented with a resistive divider off of the rectified DC input voltage. This feature is only available on the LT1105 in the 14-lead DIP and must be tied to ground if left unused.

Ground (LT1103)

The ground pin of the LT1103 is important because it acts as the negative sense point for the internal error amplifier feedback signal, the negative sense point for the current limit amplifier and as the high current path for the 2A switch. The tab of the 7-lead TO-220 is internally connected to ground (pin 4).

To avoid degradation of load regulation, the feedback resistor divider string and the reference side of the bias winding should be directly connected to the ground pin on the package. These ground connections should not be mixed with high current carrying ground return paths. The length of the switch current ground path should be as short as possible to the input supply bypass capacitor and low resistance for best performance. The case of the

LT1103 package is desirable to use as the high current ground return path as this is a lower resistive and inductive path than that of the actual package pin and will help minimize voltage spikes associated with the high dl/dt switch current.

Avoiding long wire runs to the ground pin minimizes load regulation effects and inductive voltages created by the high dl/dt switch current. Ground plane techniques should also be used and will help keep EMI to a minimum. Grounding techniques are illustrated in the Typical Applications section.

Ground (LT1105)

The ground pin of the LT1105 is important because it acts as the negative sense point for the internal error amplifier feedback signal and as the negative sense point for the current limit amplifier. The LT1105 8-pin MiniDIP has pin 1 as its ground. The LT1105 14-pin DIP has pin 1 and pin 7 as grounds and must be tied together for proper operation.

To avoid degradation of load regulation, the feedback resistor divider should be directly connected to the package ground pin. These ground connections should not be mixed with high current carrying ground return paths. The length of the switch current ground path should be as short as possible to the input supply bypass capacitor and low resistance for best performance. This will help minimize voltage spikes associated with the high dI/dt switch current.

Avoiding long wire runs to the ground pin minimizes load regulation effects and inductive voltages created by the high dl/dt switch current. Ground plane techniques should also be used and will help keep EMI to a minimum. Grounding techniques are illustrated in the Typical Applications section.

Oscillator luger agong not about ed oaks taum agong wolfA

The oscillator of the LT1103/LT1105 is a linear ramp type powered from the internal 6V bias line. The charging currents and voltage thresholds are generated internally so that only one external capacitor is required to set the frequency. The $150\mu A$ pullup current, which is on all the time, sets the preset maximum on-time of the switch and

the $450\mu\text{A}$ pulldown current which is turned on and off, sets the dead time. The threshold voltages are typically 2V and 4.5V, so for a 400pF capacitor the ramp-up time of the voltage on the OSC pin is $6.67\mu\text{s}$ and the ramp-down time is $3.3\mu\text{s}$, resulting in an operating frequency of 100kHz. Although the oscillator, as well as the rest of the switching regulator, will function at higher frequencies, 200kHz is the practical upper limit that will allow control range for line and load regulation. The lowest operating frequency is limited by the sampling error amplifier to about 10kHz.

The frequency temperature coefficient is typically -80 ppm/ °C with a good low T.C. capacitor. This means that with a low temperature coefficient capacitor, the temperature coefficient of the currents and the temperature coefficient of the thresholds sum to -80 ppm/°C over the commercial temperature range. Bowing in the temperature coefficient of the currents affects the frequency about $\pm 3\%$ at the extremes of the military temperature range. The capacitor type chosen will have a direct effect on the frequency tempco.

Maximum duty cycle is set internally by the pullup and pulldown currents, independent of frequency. It can be adjusted externally by modifying the fixed pullup current with an additional resistor. In practice, one resistor from the OSC pin to the 5V reference or to ground does the job. Note that the capacitor value must change to maintain the same frequency. For example, a 24k resistor from 5V to OSC and a 440pF capacitor from OSC to ground will yield 100kHz with 50% maximum duty cycle. A 56k resistor and a 280pF capacitor from OSC to ground will yield 100 kHz with 80% maximum duty cycle.

The oscillator can be synchronized to an external clock by coupling a sync pulse into the OSC pin. The width of this pulse should be a minimum of 500ns. The oscillator can only be synchronized up in frequency and the synchronizing frequency must be greater than the maximum possible unsynchronized frequency (for the chosen oscillator capacitor value). The amplitude of the sync pulse must be chosen so that the sum of the oscillator voltage amplitude plus the sync pulse amplitude does not exceed the 6V bias reference. Otherwise, the oscillator pullup current source will saturate and erroneous operation will result. If the

LT1103/LT1105 is positioned on the primary side of the transformer and the external clock on the isolated secondary output side, the sync signal must be coupled into the OSC pin using a pulse transformer. The pulse transformer must meet all safety/isolation requirements as it also crosses the isolation boundary. An example of externally synchronizing the oscillator is shown in the Typical Applications section.

Gate Biasing (LT1103)

The LT1103 is designed to drive an external power MOSFET in the common-gate or cascode connection with the V_{SW} pin. The advantage is that the switch current can be sensed internally, eliminating a low-value, power sense resistor. The gate needs to be biased at a voltage high enough to guarantee that the FET is saturated when the open-collector source drive is on. This means 10V as specified in FET data sheets, plus 1V for the typical switch saturation voltage, plus a couple of volts for temperature variations and processing tolerances. This leads to 15V for a practical gate bias voltage.

Power MOSFETs are well suited to switching power supplies because their high speed switching characteristics promote high switching efficiency. To achieve high switching speed, the gate capacitance must be charged and discharged quickly with high peak currents. In particular, the turn-off current can be as high as the peak switch current. The switching speed is controlled by the impedance seen by the gate capacitance. Practically speaking, zero impedance is not desirable because of the high frequency noise spikes introduced to the system. The gate bias should be bypassed with a $1\mu F$ low ESR capacitor to ground and should have a 5Ω resistor or larger in series with the gate to define the source impedance.

The LT1103 provides a 15V output intended for biasing the gate of the MOSFET. It will source 30mA into a capacitive load with no stability problems. The voltage temperature coefficient is +3mV/°C. If V_{IN} drops below 17V, the 15V output follows about 2.0V below V_{IN} until the part shuts down. If the 15V output is pulled above 17.5V, it will sink 5mA.

A special circuit in the LT1103 senses the voltage at V_{SW} prior to turning on the switch. V_{SW} is tied to the source of the FET and should represent the bias voltage on the gate when the switch is off. When the switch first turns off, the drain flies back until it is clamped by a snubber network. The source also flies high due to parasitic capacitive coupling on the FET and parasitic inductance of the leads. An extra diode from the source to the gate or V_{INI} will provide insurance against fault conditions that might otherwise damage the FET. The diode clamps the source to one diode drop above the gate or VIN, thereby limiting the gate-source reverse bias. Once the energy in the leakage inductance spike is dissipated and the primary is being regulated to its flyback voltage, the diode shuts off. The source is then floating and its voltage will be close to the gate voltage. If the sensed voltage on VSW is less than 10V or greater than 20V, the circuit prevents the switch from turning on. This protects the FET from dissipating high power in a non-saturated state or from excessive gate-source voltage. The oscillator continues to run and the net effect is to skip switching cycles until the gate bias voltage is corrected. One consequence of the gate bias detection circuit is that the startup window is 6V if the gate is biased from V_{IN} and to 4V if the gate is biased from the 15V output. This influences the size of the bypass capacitor on VIN.

V_{SW} Output (LT1103)

The V_{SW} pin of the LT1103 is the collector of an internal NPN power switch. This NPN has a typical on resistance of 0.4Ω and a typical breakdown voltage (BV_{CBO}) of 75V. Fast switching times and high efficiency are obtained by using a special driver loop which automatically adapts base drive current to the minimum required to keep the switch in a quasi-saturated state. The key element in the loop is an extra emitter on the output power transistor as seen in the block diagram. This emitter carries no current when the NPN output transistor collector is high (unsaturated). In this condition, the driver circuit can deliver very high base drive to the switch for fast turn-on. When the switch saturates, the extra emitter acts as a collector of an NPN

operating in inverted mode and pulls base current away from the driver. This linear feedback loop serves itself to keep the switch just at the edge of saturation. Very low switch current results in nearly zero driver current and high switch currents automatically increase driver current as necessary. The ratio of switch current to driver current is approximately 30:1. This ratio is determined by the sizing of the extra emitter and the value of the current source feeding the driver circuitry. The quasi-saturation state of the switch permits rapid turn-off without the need for reverse base-emitter voltage drive.

Gate Biasing (LT1105)

The LT1105 is designed to drive an external power MOSFET in the common-source configuration with the totem-pole output V_{SW} pin. The advantage is added switch current flexibility (limited only by the choice of external power FET) and higher output power applications than allowed by LT1103. An external, non-inductive, power sense resistor must be used in series with the source of the FET to detect switch current and must be tied to the input of the current limit amplifier. The gate needs to be biased at a voltage high enough to guarantee that the FET is saturated when the totem-pole gate drive is on. This means 10V as specified in FET data sheets, plus the totem-pole high side saturation voltage plus a couple of volts for temperature variations and processing tolerances. This leads to 15V for a practical gate bias voltage.

Power MOSFETs are well suited to switching power supplies because their high speed switching characteristics promote high switching efficiency. To achieve high switching speed, the gate capacitance must be charged and discharged quickly with high peak currents. In particular, the turn-off current can be as high as the peak switch current. The switching speed is controlled by the impedance seen by the gate capacitance. Practically speaking, zero impedance is not desirable because of the high frequency noise spikes introduced to the system. The gate bias supply which drives the totem-pole output stage should be bypassed with a $1\mu F$ low ESR capacitor to ground. This capacitor supplies the energy to charge the gate capacitance during gate drive turn-on. The power MOSFET should have a 5Ω

resistor or larger in series with its gate from the V_{SW} pin to define the source impedance.

The LT1105 provides a 15V regulated output intended for driving the totem-pole output stage. It will source 30mA into a capacitive load with no stability problems. The output voltage temperature coefficient is +3mV/°C. If V_{IN} drops below 17V, the 15V output follows about 2.0V below V_{IN} until the part shuts down. If the 15V output is pulled above 17.5V, it will sink 5mA.

A special circuit in the LT1105 senses the voltage at the 15V regulated output prior to turning on the switch. The 15V regulator drives the totem-pole output stage and the V_{SW} pin will pull the gate of the FET very close to the value of the 15V output when VSW turns on. Therefore, the 15V output represents what the gate bias voltage on the FET will be when the FET is turned on. If the sensed voltage on the 15V output is less than 10V or greater than 20V, the circuit prevents the switch from turning on. This protects the FET from dissipating high power in a non-saturated state or from excessive gate-source voltage. The oscillator continues to run and the net effect is to skip switching cycles until the gate bias voltage is corrected. One consequence of the gate bias detection circuit is that the startup window is 4V. This influences the size of the bypass capacitor on V_{IN}.

V_{SW} Output (LT1105)

The V_{SW} pin of the LT1105 is the output of a 1A totem-pole driver stage. This output stage turns an external power MOSFET on by pulling its gate high. Break-Before-Make action of 200ns is built into each switch edge to eliminate cross-conduction currents. Fast switching times and high efficiency are obtained by using a low loss output stage and a special driver loop which automatically adapts base drive current to the totem-pole low-side drive. The key element in the loop is an extra emitter on the output pull-down transistor as seen in the block diagram. This emitter carries no current when the low-side transistor collector is high (unsaturated). In this condition, the driver can deliver very high base drive to the output transistor for fast turn-off. When the low-side transistor saturates, the extra emitter acts as a collector of an NPN operating in inverted

mode and pulls base current away from the driver. This linear feedback loop serves itself to keep the switch just at the edge of saturation. This results in nearly zero driver current. The quasi-saturation state of the low-side switch permits rapid turn-on of the external FET when V_{SW} pulls high.

Fully-Isolated Flyback Mode


A unique sampling error amplifier included in the control loop of the LT1103/LT1105 eliminates the need for an opto-isolator while providing ±1% line and load regulation in a magnetic flux-sensed flyback converter. In this mode, the flyback voltage on the primary during "switch off" time is sensed and regulated. It is difficult to derive a feedback signal directly from the primary flyback voltage as this voltage is typically several hundred volts. A dedicated winding is not required because the bias winding for the regulator lends itself to flux-sensing. Flux-sensing made practical simplifies the design of offline power supplies by minimizing the total number of external components and reduces the components which must cross the isolation barrier to one, the transformer. This inherently implies greater safety and reliability. The transformer must be optimized for coupling between the bias winding and the secondary output winding(s) while maintaining the required isolation and minimizing the parasitic leakage inductances.

Although magnetic flux-sensing has been used in the past, the technique has exhibited poor output voltage regulation due to the parasitics present in a transformer-coupled design. Transformers which provide the safety and isolation as required by various international safety/regulatory agencies also provide the poorest output voltage regulation. Solutions to these parasitic elements have been achieved with the novel sampling error amplifier of the LT1103/LT1105. A brief review of flyback converter operation and the problems which create a poorly regulated output will provide insight on how the sampling error amplifier of the LT1103/LT1105 addresses the regulation issue of magnetic flux-sensed converters.

The following figure shows a simplified diagram of a flyback converter using magnetic flux-sensing. The major parasitic elements present in the transformer-coupled

design are indicated. The relationships between the primary voltage, the secondary voltage, the bias voltage and the winding currents are indicated in the figures found on the following page for both continuous and discontinuous modes of operation.

Simplified Flyback Converter



When the switch "turns on," the primary winding sees the input voltage and the secondary and bias windings go to negative voltages as a function of the turns ratio. Current builds in the primary winding as the transformer stores energy. When the switch "turns off," the voltage across the switch flies back to a clamp level as defined by a snubber network until the energy in the leakage inductance of the primary dissipates. Leakage inductance is one of the main parasitic elements in a flux-sensed converter and is modeled as an inductor in series with the primary and secondary of the transformer. These parasitic inductances contribute to changes in the bias winding voltage and thus the output voltage with increasing load current.

The energy stored in the transformer transfers through the secondary and bias windings during "switch off" time. Ideally, the voltage across the bias winding is set by the DC output voltage, the forward voltage of the output diode, and the turns ratio of the transformer after the energy in the leakage inductance spike of the primary is dissipated.

This relationship holds until the energy in the transformer drops to zero (discontinuous mode) or the switch turns on again (continuous mode). Either case results in the volt-

age across the secondary and bias windings decreasing to zero or changing polarity. Therefore, the voltage on the bias winding is only valid as a representation of the output voltage while the secondary is delivering current.

Although the bias winding flyback voltage is a representation of the output voltage, its voltage is not constant. For a brief period following the leakage inductance spike, the bias winding flyback voltage decreases due to nonlinearities and parasitics present in the transformer. Following this nonlinear behavior is a period where the bias winding flyback voltage decreases linearly. This behavior is easily explained. Current flow in the secondary decreases linearly at a rate determined by the voltage across the secondary and the inductance of the secondary. The parasitic secondary leakage inductance appears as an impedance in series with the secondary winding. In addition, parasitic resistances exist in the secondary winding, the output diode and the output capacitor. These impedances can be combined to form a lumped sum equivalent and which cause a voltage drop as secondary current flows. This voltage drop is coupled from the secondary to the bias winding flyback voltage and becomes more significant as the output is loaded more heavily. This voltage drop is largest at the beginning of "switch off" time and smallest just prior to either all transformer energy being depleted or the switch turning on again.

The best representation of the output voltage is just prior to either all transformer energy being used up and the bias winding voltage collapsing to zero or just prior to the switch turning on again and the bias winding going negative. This point in time also represents the smallest forward voltage for the output diode. It is possible to redefine the relationship between the secondary winding voltage and the bias winding voltage as:

$$V_{BIAS} = \frac{\left(V_{OUT} + Vf + I \bullet R_{P}\right)}{N1}$$


where Vf is the forward voltage of the output diode, I is the current flowing in the secondary, R_P is the lumped sum equivalent secondary parasitic impedance and N1 is the transformer turns ratio from the secondary to the bias winding. It is apparent that even though the above point in

4

APPLICATIONS INFORMATION

Flyback Waveform for Continuous Mode Operation


VZENER PRIMARY SWITCH VOLTAGE [Vout + Vf + (ISEC • Rp)]/N a AREA "a" = AREA "b" TO MAINTAIN h ZERO VOLTS ACROSS PRIMARY



е


SECONDARY WINDING VOLTAGE [V_{OUT} + Vf + (I_{SEC} • R_P)]

AREA "c" = AREA "d" TO MAINTAIN ZERO VOLTS ACROSS SECONDARY N · VIN




BIAS WINDING VOLTAGE


AREA "e" = AREA "f" TO MAINTAIN ZERO VOLTS ACROSS BIAS WINDING N2 • VIN



PRIMARY CURRENT




SECONDARY CURRENT




 $\Delta t = (I_{PRI})[L(Ik_{PRI})]/V_{SNUB}$




Flyback Waveform for Discontinuous Mode Operation




VZENER PRIMARY SWITCH VOLTAGE [Vout + Vf + (Isec • Rp)]/N



SECONDARY WINDING VOLTAGE







d


BIAS WINDING VOLTAGE [Vout + Vf + (Isec • Rp)]/N1

OV BIOTIO SHEETING ON AREA "e" = AREA "f" TO MAINTAIN ZERO VOLTS ACROSS BIAS WINDING N2 · VIN




PRIMARY CURRENT





SWITCH CURRENT



time is the most accurate representation of the output voltage, the answer given by the bias winding voltage is still off from the "true" answer by the amount I•R_P/N1.

The sampling error amplifier of the LT1103/LT1105 provides solutions to the errors associated with the bias winding flyback voltage. The error amplifier is comprised of a leakage inductance spike blanking circuit, a slew rate limited tracking amplifier, a level detector, a sample and hold, an output gm stage and load regulation compensation circuitry. This all seems complicated at first glance, but its operation is straightforward and transparent to the user of the IC. When viewed from a system or block level, the sampling error amplifier behaves like a simple transconductance amplifier. Here's how it works.

The sampling error amplifier takes advantage of the fact that the voltage across the bias winding during at least a portion of switch-off time is proportional to the DC output voltage of the secondary winding. The feedback network used to sense the bias winding voltage is no longer comprised of a traditional peak detector in conjunction with a resistor divider network. The feedback network consists of a diode in series with the bias winding feeding the resistor divider network directly. The resultant error signal is then fed into the input of the error amplifier. The purpose of the diode in series with the bias winding is now not to peak detect, but to prevent the FB pin (input of the error amplifier) from being pulled negative and forward biasing the substrate of the IC when the bias winding changes polarity with "switch turn-on."

The primary winding leakage inductance spike effects are first eliminated with an internal blanking circuit in the LT1103/LT1105 which suppresses the input of the FB pin for 1.5 μs at the start of "switch off" time. This prevents the primary leakage inductance spike from being propagated through the error amplifier and affecting the regulated output voltage.

With the effects of the leakage inductance spike eliminated, the effects of decreasing bias winding flyback voltage can be addressed. With the traditional diode/capacitor peak detector circuitry eliminated from the feedback network, the tracking amplifier of the LT1103/LT1105 follows the flyback waveform as it changes with time and

amplifies the difference between the flyback signal and the internal 4.5V reference. Tracking is maintained until the point in time where the bias winding voltage collapses as a result of all transformer energy being depleted (discontinuous mode) or the switch turning on again (continuous mode). The level detector circuit senses the fact that the bias winding flyback voltage is no longer a representation of the output voltage and activates an internal peak detector. This effectively saves the most accurate representation of the output voltage which is then buffered to the second stage of the error amplifier.

The second stage of the error amplifier consists of a sample and hold. When the switch turns on, the sample and hold samples the buffered error voltage for $1\mu s$ and then holds for the remainder of the switch cycle. This held voltage is then processed by the output gm stage and converted into a control signal at the output of the error amplifier, the V_C pin.

The final adjustment in regulation is provided by the load regulation compensation circuitry. As stated earlier, output regulation degrades with increasing load current (output power). The effect is traced to secondary leakage inductance and parasitic secondary winding, diode and output capacitor resistances. Even though the tracking amplifier has obtained the most accurate representation of the output voltage, its answer is still flawed by the amount of the voltage drop across the secondary parasitic lumped sum equivalent impedance which is coupled to the bias winding voltage. This error increases with increasing load current. Therefore, a technique for sensing load current conditions has been added to the LT1103/LT1105. The switch current is proportional to the load current by the turns ratio of the transformer. A small current proportional to switch current is generated in the LT1103/LT1105 and fed back to the FB pin. This allows the input bias current of the sampling error amplifier to be a function of load current. A resistor in series with the FB pin generates a linear increase in the effective reference voltage with increasing load current. This translates to a linear increase in output voltage with increasing load current. By adjusting the value of the series resistor, the slope of the load compensation can be set to cancel the effects of these parasitic voltage drops. The feature can be ignored by

eliminating the series resistor and lowering the equivalent divider impedance to swamp out the effects of the input bias current.

Frequency Compensation

In order to prevent a regulator loop using the LT1103/LT1105 from oscillating, frequency compensation is required. Although the architecture of the LT1103/LT1105 is simple enough to lend itself to a mathematical approach to frequency compensation, the added complication of input/or output filters, unknown capacitor ESR, and gross operating point changes with input voltage and load current variations all suggest a more practical empirical approach. Many hours spent on breadboards have shown that the simplest way to optimize the frequency compensation of the LT1103/LT1105 is to use transient response techniques and an "R-C" box to quickly iterate toward the final compensation network. Additional information on this technique of frequency compensation can be found in Linear Technology's Application Note 19.

In general, frequency compensation is accomplished with an R-C series network on the V_C pin. The error amplifier has a Gm (voltage "in" to current "out") of $\approx 12000\,\mu\text{mhos}.$ Voltage gain is determined by multiplying Gm times the total equivalent error amplifier output loading, consisting of the error amplifier output impedance in parallel with the series R-C external frequency compensation network. At DC, the external R-C can be ignored. The output impedance of the error amplifier is typically $100k\Omega$ resulting in a voltage gain of $\approx 1200.$ At frequencies just above DC, the voltage gain is determined by the external compensation, R_C and C_C . The gain at mid frequencies is given by:

$$A_V = \frac{Gm}{2\pi \cdot f \cdot C_C}$$

The gain at high frequencies is given by:

$$A_V = Gm \cdot R_C$$

Phase shift from the FB pin to the V_C pin is 90° at mid frequencies where the external C_C is controlling gain, then drops back to 0° (actually 180° since FB is an inverting

input) when the reactance of C_C is small compared to R_C . Thus, this R-C series network forms a pole-zero pair. The pole is set by the high impedance output of the error amplifier and the value of C_C on the V_C pin. The zero is formed by the value of C_C and the value of R_C in series with C_C on the V_C pin. The R-C series network will have capacitor values in the range of $0.1\mu F - 1.0\mu F$ and series resistor values in the range of $100\Omega - 1000\Omega$.

It is noted that the R-C network on the V_C pin forms the main compensation network for the regulator loop. However, if the load regulation compensation feature is used as explained in the section on fully-isolated flyback mode, additional frequency compensation components are reguired. The load regulation compensation feature involves the use of local positive feedback from the V_C pin to the FB pin. Thus, it is possible to add enough load regulation compensation to make the loop oscillate. In order to prevent oscillation, it is necessary to roll off this local positive feedback at high frequencies. This is accomplished by placing a capacitor in parallel with the compensation resistor which is in series with the FB pin. A value for this capacitor in the range of 0.01µF to 0.1µF is recommended. The time constant associated with this R/ C combination will be longer than that associated with the loop bandwidth. Thus, transient response will be affected in that settling time will be increased. However, this is typically not as important as controlling the absolute under or overshoot amplitude of the system in response to load current changes which could cause deleterious system operation.

Switching Regulator Topologies

Two basic switching regulator topologies are pertinent to the LT1103/LT1105, the flyback and forward converter. The flyback converter employs a transformer to convert one voltage to either a higher or lower output voltage. V_{OUT} in *continuous mode* is defined as:

$$V_{OUT} = V_{IN} \cdot N \cdot \frac{DC}{(1-DC)}$$

where N is the transformer turns ratio of secondary to primary and DC is the duty cycle. This formula can be rewritten in terms of duty cycle as:

$$DC = \frac{V_{OUT}}{\left(V_{OUT} + N \bullet V_{IN}\right)}$$

It is important to define the full range of input voltage, the range of output loading conditions and the regulation requirements for a design. Duty cycle should be calculated for both minimum and maximum input voltage.

In many applications, N can vary over a wide range without degrading performance. If maximum output power is desired, N can be optimized:

$$N_{(OPT)} = \frac{V_{OUT} + Vf}{\left(V_{M} - V_{IN(MAX)} - V_{SNUB}\right)}$$

where Vf = Forward voltage of the output diode $V_M = Maximum switch voltage$ $V_{SNUB} = Snubber clamp level - primary flyback voltage.$

In the isolated flyback mode, the LT1103/LT1105 sense and regulate the transformer primary voltage V_{PRI} during "switch off" time. The secondary output voltage will be regulated if V_{PRI} is regulated. V_{PRI} is related to V_{OUT} by:

$$V_{PRI} = \frac{(V_{OUT} + Vf)}{N}$$

This allows duty cycle for an isolated flyback converter to be rewritten as:

$$DC = Duty Cycle = \frac{V_{PRI}}{\left(V_{PRI} + V_{IN}\right)}$$

An important transformer parameter to be determined is the primary inductance L_{PRI} . The value of this inductance is a trade-off between core size, regulation requirements, leakage inductance effects and magnetizing current ΔI . Magnetizing current is the difference between the primary current at the start of "switch on" time and the current at the end of "switch on" time. If maximum output power is needed, a reasonable starting value is found by assigning ΔI a value of 20% of the peak switch current (2A for the

LT1103 and set by the external FET rating used with the LT1105). With this design approach, L_{PRI} is defined as:

$$L_{PRI} = \frac{V_{IN}}{(\Delta I)(f) \left(1 + \frac{V_{IN}}{V_{PRI}}\right)}$$

If maximum output power is not required, then ΔI can be increased which results in lower primary inductance and smaller magnetics. Maximum output power with an isolated flyback converter is defined by the primary flyback voltage and the peak allowed switch current and is limited to:

$$P_{OUT(MAX)} = \frac{\left(V_{PRI}\right)}{\left(V_{PRI} + V_{IN}\right)} \bigg[V_{IN} \bigg(I_{P} - \frac{\Delta I}{2}\bigg) - \big(I_{P}\big)^{2}R\bigg] E$$

where R = Total "switch" ON resistance I_P = Maximum switch current E = Overall efficiency ≈ 75%

Peak primary current is used to determine core size for the transformer and is found from:

$$I_{PRI} = \frac{\left(V_{OUT}\right)\left(I_{OUT}\right)\left(V_{PRI} + V_{IN}\right)}{E\left(V_{PRI}\right)\left(V_{IN}\right)} + \frac{\Delta I}{2}$$

A second consideration on primary inductance is the transition point from continuous mode to discontinuous mode. At light loads, the flyback pulse across the primary will drop to zero before the end of switch "off" time. The load current at which this starts to occur can be calculated from:

$$I_{OUT(TRANSITION)} = \frac{(V_{PRI} \cdot V_{IN})^{2}}{(V_{PRI} + V_{IN})^{2} (2V_{OUT})(f)(L_{PRI})}$$


The forward converter as shown below is another transformer-based topology that converts one voltage to either a higher or a lower voltage.

V_{OUT} in *continuous mode* is defined as:

4

APPLICATIONS INFORMATION

Simplified Forward Converter




The secondary voltage charges up L1 through D1 when S1 is on. When S1 is off, energy in L1 is transferred through free-wheeling diode D2 to C1. The extra transformer winding and diode D3 are needed in a single switch forward converter to define the switch voltage when S1 is off. This "reset" winding limits the maximum duty cycle

allowed for the switch. This topology trades off reduced transformer size for increased complexity and parts count. A separate isolated feedback path is required for full isolation from input to output because voltages on the primary are no longer related to the DC output voltage during switch off time.


The isolated feedback path can take several forms. A second transformer in a modulator/demodulator scheme provides the isolation, but with significant complexity. An opto-isolator can be substituted for the transformer with a savings in volume to be traded off with component variations and possible aging problems with the opto-isolator transfer function. Finally, an extra winding closely coupled to the output inductor L1 can sense the flux in this element and give a representation of the output voltage when S1 is off.

TYPICAL APPLICATIONS

LT1103 FET Connection




Setting Oscillator Frequency




CHOOSE 20kHz \leq F_{OSC} \leq 200kHz $C_{OSC} = \frac{SF}{F_{OSC}} = \frac{I}{\left(\Delta V\right)\left(F_{OSC}\right)} = \frac{100\mu A}{\left(2.5V\right)\left(F_{OSC}\right)}$ DC \equiv 0.66 \Rightarrow 66%

LT1105 FET Connection




Setting Overvoltage Lockout



TYPICAL APPLICATIONS

Decreasing Oscillator Maximum Duty Cycle



CHOOSE
$$0 \le DC \le 0.66$$


SOLVE FOR $X \Rightarrow X = \frac{(6 - 9DC)}{2}$
 $0 \le X \le 3$

$$\Rightarrow I1 = X * I = X * 100 \mu A$$


$$\Rightarrow R = \frac{1.75 V}{I1}$$

$$C_{OSC} = \frac{100 \mu A}{(2.5 V) (F_{OSC})} * \left[1 + \frac{(3 X - 2 X^2)}{9}\right]$$

Synchronizing Oscillator Frequency to an External Clock



Increasing Oscillator Maximum Duty Cycle



CHOOSE
$$0.66 \le DC \le 1.0$$

SOLVE FOR $X \Rightarrow X = \frac{(9DC - 6)}{2}$
 $0 \le X \le 1.5$


$$\Rightarrow 11 = X * 1 = X * 100 \mu A$$


$$\Rightarrow R = \frac{3.25V}{11}$$


$$C_{OSC} = \frac{100 \mu A}{(2.5V)(F_{OSC})} * \left[1 - \frac{(3X + 2X^2)}{9}\right]$$

TYPICAL APPLICATIONS


LT1103 Ground Connections













Micropower Low Cost DC-to-DC Converter Fixed 5V, 12V

FEATURES

- Uses Off-the-Shelf Inductors
- Only 33µH Inductor Required
- Low Cost
- 3-Lead TO-92, SO8, or 8-Pin DIP
- Fixed 5V or 12V Output
- 120kHz Oscillator
- Only Three External Components Required
- 320µA lo
- 1.6V Minimum Start-Up Voltage
- Logic Controlled Shutdown

APPLICATIONS

- Flash Memory Vpp Generators
- 3V to 5V Converters
- 5V to 12V Converters
- Disk Drives
- PC Plug-In Cards
- Peripherals
- Battery Powered Equipment


DESCRIPTION

The LT1109-5 and LT1109-12 are simple step-up DC-DC converters. Available in 3-lead TO-92, 8-pin SO or miniDIP packages, the devices require only three external components to construct a complete DC-DC converter. Current drain is just $320\mu A$ at no load, making the device ideal for cost-sensitive applications where standby current must be kept to a minimum.


The LT1109-5 can deliver 5V at 100mA from a 3V input and the LT1109-12 can deliver 12V at 60mA from a 5V input. The 8-pin versions also feature a logic controlled SHUTDOWN pin that turns off the oscillator when taken low. The gated-oscillator design requires no frequency compensation components. The high frequency 120kHz oscillator permits the use of small surface mount inductors and capacitors. For a 5V to 12V at 120mA converter, see the LT1109A.

TYPICAL APPLICATION


All Surface Mount Flash Memory Vpp Generator



Output Current




Flash Memory Program Output



ABSOLUTE MAXIMUM RATINGS

PACKAGE/ORDER INFORMATION

(Voltages Referred to GND Pin)	
Supply Voltage (V _{OUT})	0.4 to 20V
SW Pin Voltage	
SHUTDOWN Pin Voltage	
Maximum Power Dissipation	
Operating Temperature Range	0°C to 70°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 sec.)	300°C
Switch Current	1.2A



ELECTRICAL CHARACTERISTICS TA = 25°C, VIN = 3V (LT1109CN8, LT1109CS8), unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS CONTROL OF THE CONTROL OF		MIN	TYP	MAX	UNITS
IQ	Quiescent Current	Switch Off			320	550	μА
1 78	Minimum Start-Up Voltage at V _{OUT} Pin (Z Package)			1.6			80 V
VIN	Input Voltage (N8, S8 Package)		•	3			V
V _{OUT}	Output Voltage	LT1109-5; 3V ≤ V _{IN} ≤ 5V	•	4.75	5.00	5.25	V
		LT1109-12; 3V ≤ V _{IN} ≤ 12V	•	11.45	12.00	12.55	
	Output Voltage Ripple	LT1109-5	•		25	50	mV
		LT1109-12	•		60	120	Db (2)
fosc	Oscillator Frequency			100 90	120	140 150	kHz
ton	Switch ON Time	(3°) 37UJAS35HETI	•	3.3 3.0	4.2	5.3 5.5	μѕ
DC	Duty Cycle	Full Load	•	45	50	60	%
V _{CESAT}	Switch Saturation Voltage	I _{SW} = 500mA LT1109-5: V _{IN} = 3V; LT1109-12: V _{IN} = 5V			0.4 0.5	0.7 0.8	V
	Switch Leakage Current	V _{SW} = 12V			1	10	μА





ELECTRICAL CHARACTERISTICS T_A = 25°C, V_{IN} = 3V (LT1109CN8, LT1109CS8), unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
VIH	SHUTDOWN Pin High	N8, S8 Package		2.0		mak/ enrile	Violen V
V _{IL}	SHUTDOWN Pin Low	N8, S8 Package	•			0.8	V nig wav
I _{IH} along	SHUTDOWN Pin Input Current	N8, S8 Package, V _{SHUTDOWN} = 4V	•		ODI	10	μА
Letigian	DOTTE ON E	N8, S8 Package, V _{SHUTDOWN} = 0V	•	Lauren Commen	neitsal	20	μА


The \bullet denotes the specifications which apply over the full operating temperature range.


TYPICAL PERFORMANCE CHARACTERISTICS

















4


TYPICAL PERFORMANCE CHARACTERISTICS








BLOCK DIAGRAMS





LT1109Z OPERATION

The LT1109Z-5 and LT1109Z-12 are fixed output voltage step-up DC-to-DC converters in a 3-pin TO-92 package. Power for internal regulator circuitry is taken from the V_{OUT} pin, a technique known as "bootstrapping." Circuit operation can be best understood by referring to the block diagram. V_{OUT} , attenuated by R1 and R2, is applied to the negative input of comparator A1. When this voltage falls below the 1.25V reference voltage, the oscillator is turned on and the power switch Q1 cycles at the oscillator

frequency of 120kHz. Switch cycling alternately builds current in the inductor, then dumps it into the output capacitor, increasing the output voltage. When A1's negative input rises above 1.25V, it turns off the oscillator. A small amount of hysteresis in A1 obviates the need for frequency compensation circuitry. When Q1 is off, current into the V_{OUT} pin drops to just $320\mu\text{A}$. Quiescent current from the battery will be higher because the device operates off the stepped-up voltage.

LT1109 S8 AND N8 OPERATION

The 8-pin versions of the LT1109 have separate pins for V_{IN} and SENSE and also have a SHUTDOWN pin. Separating the device V_{IN} pin from the SENSE pin allows the device to be powered from the (lower) input voltage rather than the (higher) output voltage. Although quiescent *current* remains constant, quiescent *power* will be reduced by

using the 8-pin version since the quiescent current flows from a lower voltage source. The SHUTDOWN pin disables the oscillator when taken to a logic "0." If left floating or tied high, the converter operates normally. With SHUTDOWN low, quiescent current remains at 320µA.

APPLICATIONS INFORMATION

Inductor Selection

A DC-DC converter operates by storing energy as magnetic flux in an inductor core, and then switching this energy into the load. To operate as an efficient energy transfer element, the inductor must fulfill three requirements. First, the inductance must be low enough for the inductor to store adequate energy under the worst case condition of minimum input voltage and switch ON time. The inductance must also be high enough so that maximum current ratings of the LT1109 and inductor are not exceeded at the other worst case condition of maximum input voltage and ON time. Additionally, the inductor core must be able to store the required flux; i.e., it must not saturate. At power levels generally encountered with LT1109 designs, small ferrite surface-mount inductors will function well. Lastly, the inductor must have sufficiently low DC resistance so that excessive power is not lost as heat in the windings. Look for DCR values in the inductors' specification tables; values under 0.5Ω will give best efficiency. An additional consideration is Electro-Magnetic Interference (EMI). Toroid and pot core type inductors are recommended in applications where EMI must be kept to a minimum; for example, where there are sensitive analog circuitry or transducers nearby. Rod core types are a less expensive choice where EMI is not a problem.

Specifying a proper inductor for an application requires first establishing minimum and maximum input voltage, output voltage, and output current. In a step-up converter, the inductive events add to the input voltage to produce the output voltage. Power required from the inductor is determined by

$$P_L = (V_{OUT} + V_D - V_{IN}) (I_{OUT})$$
 (01)

where V_D is the diode drop (0.5V for a 1N5818 Schottky). Energy required by the inductor per cycle must be equal or greater than

$$\frac{P_L}{F_{OSC}} \tag{02}$$

in order for the converter to regulate the output.

When the switch is closed, current in the inductor builds according to

$$I_{L}(t) = \frac{V_{IN}}{R'} \left(1 - e^{\frac{-R't}{L}} \right) \tag{03}$$

where R' is the sum of the switch equivalent resistance (0.8 typical at 25°C) and the inductor DC resistance. When the drop across the switch is small compared to V_{IN} , the simple lossless equation

$$I_{L}(t) = \frac{V_{IN}}{I}t \tag{04}$$

can be used. These equations assume that at t=0, inductor current is zero. This situation is called "discontinuous mode operation" in switching regulator parlance. Setting "t" to the switch ON time from the LT1109 specification table (typically $4.2\mu s$) will yield I_{PEAK} for a specific "L" and V_{IN} . Once I_{PEAK} is known, energy in the inductor at the end of the switch ON time can be calculated as

$$E_{L} = \frac{1}{2} L I_{PEAK}^{2} \tag{05}$$

 E_L must be greater than P_L/F_{OSC} for the converter to deliver the required power. For best efficiency I_{PEAK} should be



kept to 600mA or less. Higher switch currents will cause excessive drop across the switch resulting in reduced efficiency. In general, switch current should be held to as low a value as possible in order to keep switch, diode and inductor losses at a minimum.

As an example, suppose 12V at 60mA is to be generated from a 4.5V input. Recalling Equation 01,

$$P_1 = (12V + 0.5V - 4.5V) (60mA) = 480mW.$$
 (06)

Energy required from the inductor is

$$\frac{P_L}{F_{OSC}} = \frac{480 \text{mW}}{120 \text{kHz}} = 4.0 \mu \text{J}. \tag{07}$$

Picking an inductor value of 33μ H with 0.2Ω DCR results in a peak switch current of

$$I_{PEAK} = \frac{4.5V}{1.0\Omega} \left(1 - e^{\frac{-1.0 \cdot 4.2\mu s}{33\mu H}} \right) = 538\text{mA}.$$
 (08)

Substituting IPEAK into Equation 03 results in

$$E_L = \frac{1}{2} (33\mu H) (0.538A)^2 = 4.77\mu J.$$
 (09)

Since 4.77µJ > 4µJ the 33µH inductor will work. This trialand-error approach can be used to select the optimum inductor. Keep in mind the switch current maximum rating of 1.2A. If the calculated peak current exceeds this, the input voltage must be increased or the load decreased.

Capacitor Selection

The output capacitor should be chosen on the basis of its equivalent series resistance (ESR). Surface-mount tantalum electrolytics can be used provided the ESR value is sufficiently low. An ESR of 0.1Ω will result in a 50mV step at the output of the converter when the peak inductor current is 500mA. Physically larger capacitors have lower ESR.

Diode Selection

Speed, forward drop, and leakage current are the three main considerations in selecting a catch diode for LT1109 converters. General purpose rectifiers such as the 1N4001

are unsuitable for use in any switching regulator application. Although they are rated at 1A, the switching time of a 1N4001 is in the 10µs-50µs range. At best, efficiency will be severely compromised when these diodes are used; at worst, the circuit may not work at all. Most LT1109 circuits will be well served by a 1N5818 Schottky diode. The combination of 500mV forward drop at 1A current, fast turn ON and turn OFF time, and 4µA to 10µA leakage current fit nicely with LT1109 requirements. At peak switch currents of 100mA or less, a 1N4148 signal diode may be used. This diode has leakage current in the 1nA-5nA range at 25°C and lower cost than a 1N5818.


Table 1. Inductor Manufacturers

PART NUMBERS
7120 Series
Surface Mount CTX-100 Series
Type 8RBS
CD54 CD105 Surface Mount


MANUFACTURER	PART NUMBERS
Sanyo Video Components 1201 Sanyo Avenue San Diego, CA 92073 619-661-6322	OS-CON Series
Matsuo Electronics 2134 Main Street, Suite 200 Huntington Beach, CA 92648 714-969-2491	267 Series
Kemet Electronics Corporation Box 5928 Greenville, SC 29606 803-963-6621	T491 Series
Philips Components 2001 W. Blue Heron Blvd. P.O. Box 10330 Riviera Beach, FL 33404 407-881-3200	49MC Series

TYPICAL APPLICATIONS


3-Pin Package Flash Memory Vpp Generator




3V to 12V Converter



3V to 5V Converter



3V to 5V Converter with Shutdown



4

LINEAR

Micropower DC-DC Converter Adjustable and Fixed 5V, 12V

FEATURES

- Operates at Supply Voltages From 1.0V to 30V
- Works in Step-Up or Step-Down Mode
- Only Three External Off-the-Shelf Components Required
- Low-Battery Detector Comparator On-Chip
- User-Adjustable Current Limit
- Internal 1A Power Switch
- Fixed or Adjustable Output Voltage Versions
- Space-Saving 8-Pin MiniDIP or S8 Package

APPLICATIONS

- Pagers
- Cameras
- Single-Cell to 5V Converters
- Battery Backup Supplies
- Laptop and Palmtop Computers
- Cellular Telephones
- Portable Instruments
- Laser Diode Drivers
- Hand-Held Inventory Computers

DESCRIPTION


The LT1110 is a versatile micropower DC-DC converter. The device requires only three external components to deliver a fixed output of 5V or 12V. The very low minimum supply voltage of 1.0V allows the use of the LT1110 in applications where the primary power source is a single cell. An on-chip auxiliary gain block can function as a low battery detector or linear post regulator.


The 70kHz oscillator allows the use of surface mount inductors and capacitors in many applications. Quiescent current is just $300\mu A$, making the device ideal in remote or battery powered applications where current consumption must be kept to a minimum.

The device can easily be configured as a step-up or step-down converter, although for most step-down applications or input sources greater than 3V, the LT1111 is recommended. Switch current limiting is user-adjustable by adding a single external resistor. Unique reverse battery protection circuitry limits reverse current to safe, non-destructive levels at reverse supply voltages up to 1.6V.

TYPICAL APPLICATION

All Surface Mount Single Cell to 5V Converter






ABSOLUTE MAXIMUM RATINGS

1	Supply Voltage, Step-Up Mode	15V
-	Supply Voltage, Step-Down Mode	36V
	SW1 Pin Voltage	
	SW2 Pin Voltage	
	Feedback Pin Voltage (LT1110)	
	Switch Current	1.5A
	Maximum Power Dissipation	500mW
-	Operating Temperature Range	0°C to 70°C
	Storage Temperature Range	65°C to 150°C
	Lead Temperature (Soldering, 10 sec.)	300°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS T_A = 25°C, V_{IN} = 1.5V, unless otherwise noted.

UNITS	MAX	TYP	MIN		CONDITIONS	PARAMETER	SYMBOL
μА	eathquine;	300		•	Switch Off	Quiescent Current	lo del serie
dissel v	12.6 12.6		1.15 1.0	•	Step-Up Mode	Input Voltage	V _{IN}
H-DILLEY V	30	y Computer	3	•	Step-Down Mode		
mV	230	220	210	•	LT1110 (Note 1)	Comparator Trip Point Voltage	
V	5.25	5.00	4.75	•	LT1110-5 (Note 2)	Output Sense Voltage	V _{OUT}
V	12.6	12.00	11.4	•	LT1110-12 (Note 2)		
mV	8	4		•	LT1110	Comparator Hysteresis	
mV	180	90	III National	•	LT1110-5	Output Hysteresis	
mV	400	200		•	LT1110-12		
kHz	90	70	52	•		Oscillator Frequency	fosc
%	78	69	62	•	Full Load (V _{FB} < V _{REF})	Duty Cycle	DC
μs	12.5	10	7.5	•		Switch ON Time	t _{ON}
nA	150	70		•	LT1110, V _{FB} = 0V	Feedback Pin Bias Current	I _{FB}
nA	300	100		•	V _{SET} = V _{REF}	Set Pin Bias Current	I _{SET}
V	0.4	0.15		•	$I_{AO} = -300\mu A$, $V_{SET} = 150 mV$	AO Output Low	V _{AO}
%/V	1.0	0.35		•	$1.0V \le V_{\text{IN}} \le 1.5V$	Reference Line Regulation	
%/V	0.1	0.05		•	1.5V ≤ V _{IN} ≤ 12V		

ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{IN} = 1.5V$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{CESAT}	Switch Saturation Voltage Step-Up Mode	V _{IN} = 1.5V, I _{SW} = 400mA			300	400 600	mV s mV
		V _{IN} = 1.5V, I _{SW} = 500mA	Y-10	24	400	550	mV
	va r = uV					750	mV
	0.1	V _{IN} = 5V, I _{SW} = 1A		3	700	1000	mV
A _V	A2 Error Amp Gain	$R_L = 100k\Omega$ (Note 3)	•	1000	5000		V/V
I _{REV}	Reverse Battery Current	(Note 4)	9	8 2	750		mA
I _{LIM}	Current Limit	220Ω Between I _{LIM} and V _{IN}		36	400		mA
	Current Limit Temperature Coefficient				-0.3		%/°C
I _{LEAK}	Switch OFF Leakage Current	Measured at SW1 Pin			1	10	μА
V _{SW2}	Maximum Excursion Below GND	I _{SW1} ≤ 10μA, Switch Off	- 08-	001	-400	- 350	mV

grounded.


The ullet denotes the specifications which apply over the full operating temperature range.


Note 1: This specification guarantees that both the high and low trip point of the comparator fall within the 210mV to 230mV range.


Note 2: This specification guarantees that the output voltage of the fixed versions will always fall within the specified range. The waveform at the sense pin will exhibit a sawtooth shape due to the comparator hysteresis.


Note 3: $100 \text{k}\Omega$ resistor connected between a 5V source and the AO pin. Note 4: The LT1110 is guaranteed to withstand continuous application of $\pm 1.6 \text{V}$ applied to the GND and SW2 pins while V_{IN} , I_{LIM} , and SW1 pins are


TYPICAL PERFORMANCE CHARACTERISTICS



































4

TYPICAL PERFORMANCE CHARACTERISTICS







PIN FUNCTIONS

 I_{LIM} (Pin 1): Connect this pin to V_{IN} for normal use. Where lower current limit is desired, connect a resistor between I_{LIM} and $V_{IN}.$ A 220Ω resistor will limit the switch current to approximately 400mA.

VIN (Pin 2): Input supply voltage.

SW1 (Pin 3): Collector of power transistor. For step-up mode connect to inductor/diode. For step-down mode connect to V_{IN} .

SW2 (Pin 4): Emitter of power transistor. For step-up mode connect to ground. For step-down mode connect to inductor/diode. This pin must never be allowed to go more than a Schottky diode drop below ground.


GND (Pin 5): Ground. Allowo art wol at not suggested and

AO (Pin 6): Auxiliary Gain Block (GB) output. Open collector, can sink 300µA.

SET (Pin 7): GB input. GB is an op amp with positive input connected to SET pin and negative input connected to 220mV reference.

FB/SENSE (Pin 8): On the LT1110 (adjustable) this pin goes to the comparator input. On the LT1110-5 and LT1110-12, this pin goes to the internal application resistor that sets output voltage.

LT1110 BLOCK DIAGRAM





LT1110 OPERATION

The LT1110 is a gated oscillator switcher. This type architecture has very low supply current because the switch is cycled only when the feedback pin voltage drops below the reference voltage. Circuit operation can best be understood by referring to the LT1110 block diagram above. Comparator A1 compares the FB pin voltage with the 220mV reference signal. When FB drops below 220mV. A1 switches on the 70kHz oscillator. The driver amplifier boosts the signal level to drive the output NPN power switch Q1. An adaptive base drive circuit senses switch current and provides just enough base drive to ensure switch saturation without overdriving the switch, resulting in higher efficiency. The switch cycling action raises the output voltage and FB pin voltage. When the FB voltage is sufficient to trip A1, the oscillator is gated off. A small amount of hysteresis built into A1 ensures loop stability without external frequency compensation. When the comparator is low the oscillator and all high current circuitry is turned off, lowering device quiescent current to just 300µA for the reference, A1 and A2.

The oscillator is set internally for $10\mu s$ ON time and $5\mu s$ OFF time, optimizing the device for step-up circuits where $V_{OUT} \approx 3V_{IN}, e.g., 1.5V$ to 5V. Other step-up ratios as well as step-down (buck) converters are possible at slight losses in maximum achievable power output.


A2 is a versatile gain block that can serve as a low battery detector, a linear post regulator, or drive an under voltage lockout circuit. The negative input of A2 is internally connected to the 220mV reference. An external resistor divider from V_{IN} to GND provides the trip point for A2. The A0 output can sink $300\mu A$ (use a 47k resistor pull up to +5V). This line can signal a microcontroller that the battery voltage has dropped below the preset level. To prevent the gain block from operating in its linear region, a $2M\Omega$ resistor can be connected from A0 to SET. This provides positive feedback.

A resistor connected between the I_{LIM} pin and V_{IN} adjusts maximum switch current. When the switch current exceeds the set value, the switch is turned off. This feature is especially useful when small inductance values are used with high input voltages. If the internal current limit of 1.5A is desired, I_{LIM} should be tied directly to V_{IN} . Propagation delay through the current limit circuitry is about 700ns.

In step-up mode, SW2 is connected to ground and SW1 drives the inductor. In step-down mode, SW1 is connected to V_{IN} and SW2 drives the inductor. Output voltage is set by the following equation in either step-up or step-down modes where R1 is connected from FB to GND and R2 is connected from V_{OUT} to FB.

$$V_{OUT} = (220 \text{mV}) \left(\frac{R2}{R1} + 1 \right)$$
 (01)

LT1110-5, -12 BLOCK DIAGRAM



LT1110-5, -12 OPERATION

The LT1110-5 and LT1110-12 fixed output voltage versions have the gain setting resistors on-chip. Only three external components are required to construct a 5V or 12V output converter. $16\mu A$ flows through R1 and R2 in the LT1110-5, and $39\mu A$ flows in the LT1110-12. This current represents a load and the converter must cycle from time to time to maintain the proper output voltage. Output ripple, inherently present in gated oscillator designs, will typically run around 90mV for the LT1110-5 and 200mV for the LT1110-12 with the proper inductor/capacitor selection. This output ripple can be reduced considerably by using the gain block amp as a pre-amplifier in front of the FB pin. See the Applications section for details.

Inductor Selection — General

A DC-DC converter operates by storing energy as magnetic flux in an inductor core, and then switching this energy into the load. Since it is flux, not charge, that is stored, the output voltage can be higher, lower, or opposite in polarity to the input voltage by choosing an appropriate switching topology. To operate as an efficient energy transfer element, the inductor must fulfill three requirements. First, the inductance must be low enough for the inductor to store adequate energy under the worst case condition of minimum input voltage and switch ON time. The inductance must also be high enough so maximum current ratings of the LT1110 and inductor are not exceeded at the other worst case condition of maximum input voltage and ON time. Additionally, the inductor core must be able to store the required flux; i.e., it must not saturate. At power levels generally encountered with LT1110 based designs, small surface mount ferrite core units with saturation current ratings in the 300mA to 1A range and DCR less than 0.4Ω (depending on application) are adequate. Lastly, the inductor must have sufficiently low DC resistance so excessive power is not lost as heat in the windings. An additional consideration is Electro-Magnetic Interference (EMI). Toroid and pot core type inductors are recommended in applications where EMI must be kept to a minimum; for example, where there are sensitive analog circuitry or transducers nearby. Rod core types are a less expensive choice where EMI is not a problem. Minimum and maximum input voltage, output voltage and output current must be established before an inductor can be selected.

Inductor Selection — Step-Up Converter

In a step-up, or boost converter (Figure 4), power generated by the inductor makes up the difference between input and output. Power required from the inductor is determined by

$$P_{L} = (V_{OUT} + V_{D} - V_{IN MIN})(I_{OUT})$$
 (01)

where V_D is the diode drop (0.5V for a 1N5818 Schottky).

Energy required by the inductor per cycle must be equal or greater than

$$\frac{P_L}{f_{OSC}}$$
 (02)

in order for the converter to regulate the output.

When the switch is closed, current in the inductor builds according to

$$I_{L}(t) = \frac{V_{IN}}{R'} \left(1 - e^{\frac{-R't}{L}} \right) \tag{03}$$

where R' is the sum of the switch equivalent resistance (0.8 Ω typical at 25°C) and the inductor DC resistance. When the drop across the switch is small compared to V_{IN}, the simple lossless equation

$$I_{L}(t) = \frac{V_{IN}}{I}t \tag{04}$$

can be used. These equations assume that at t=0, inductor current is zero. This sat ation is called "discontinuous mode operation" in switching regulator parlance. Setting "t" to the switch ON time from the LT1110 specification table (typically $10\mu s$) will yield I_{PEAK} for a specific "L" and V_{IN} . Once I_{PEAK} is known, energy in the inductor at the end of the switch ON time can be calculated as

$$E_{L} = \frac{1}{2} L I_{PEAK}^{2}$$
 (05)

E_L must be greater than P_L/f_{OSC} for the converter to deliver the required power. For best efficiency I_{PEAK} should be kept to 1A or less. Higher switch currents will cause excessive drop across the switch resulting in reduced efficiency. In general, switch current should be held to as low a value as possible in order to keep switch, diode and inductor losses at a minimum.

As an example, suppose 12V at 120mA is to be generated from a 4.5V to 8V input. Recalling equation (01),

$$P_L = (12V + 0.5V - 4.5V)(120mA) = 960mW.$$
 (06)

Energy required from the inductor is

$$\frac{P_L}{f_{OSC}} = \frac{960 \text{mW}}{70 \text{kHz}} = 13.7 \mu \text{J}.$$
 (07)

Picking an inductor value of $47\mu H$ with 0.2Ω DCR results in a peak switch current of

$$I_{PEAK} = \frac{4.5V}{1.0\Omega} \left[1 - e^{\frac{-10\Omega \bullet 10\mu s}{47\mu H}} \right] = 862\text{mA}.$$
 (08)

Substituting I_{PEAK} into Equation 05 results in

$$E_L = \frac{1}{2} (47\mu H) (0.862A)^2 = 17.5\mu J.$$
 (09)

Since $17.5\mu J > 13.7\mu J$, the $47\mu H$ inductor will work. This trial-and-error approach can be used to select the optimum inductor. Keep in mind the switch current maximum rating of 1.5A. If the calculated peak current exceeds this, an external power transistor can be used.

A resistor can be added in series with the I_{LIM} pin to invoke switch current limit. The resistor should be picked such that the calculated I_{PEAK} at minimum V_{IN} is equal to the Maximum Switch Current (from Typical Performance Characteristic curves). Then, as V_{IN} increases, switch current is held constant, resulting in increasing efficiency.

Inductor Selection — Step-Down Converter

The step-down case (Figure 5) differs from the step-up in that the inductor current flows through the load during both the charge and discharge periods of the inductor. Current through the switch should be limited to ~800mA in this mode. Higher current can be obtained by using an external switch (see Figure 6). The I_{LIM} pin is the key to successful operation over varying inputs.

After establishing output voltage, output current and input voltage range, peak switch current can be calculated by the formula

$$I_{PEAK} = \frac{2I_{OUT}}{DC} \left[\frac{V_{OUT} + V_D}{V_{IN} - V_{SW} + V_D} \right]$$
 (10)

where DC = duty cycle (0.69)

V_{SW} = switch drop in step-down mode

 V_D = diode drop (0.5V for a 1N5818)

I_{OUT} = output current

$$V_{OUT}$$
 = output voltage V_{IN} = minimum input voltage

 V_{SW} is actually a function of switch current which is in turn a function of V_{IN} , L, time and V_{OUT} . To simplify, 1.5V can be used for V_{SW} as a very conservative value.

Once IPFAK is known, inductor value can be derived from

$$L = \frac{V_{\text{INMIN}} - V_{\text{SW}} - V_{\text{OUT}}}{I_{\text{PEAK}}} \bullet t_{\text{ON}}$$
 (11)

where t_{ON} = switch ON time (10 μ s).

Next, the current limit resistor R_{LIM} is selected to give I_{PEAK} from the R_{LIM} Step-Down Mode curve. The addition of this resistor keeps maximum switch current constant as the input voltage is increased.

As an example, suppose 5V at 250mA is to be generated from a 9V to 18V input. Recalling Equation (10),

$$I_{PEAK} = \frac{2(250\text{mA})}{0.69} \left[\frac{5 + 0.5}{9 - 1.5 + 0.5} \right] = 498\text{mA}.$$
 (12)

Next, inductor value is calculated using Equation (11)

$$L = \frac{9 - 1.5 - 5}{498 \text{mA}} \bullet 10 \mu \text{s} = 50 \mu \text{H}. \tag{13}$$

Use the next lowest standard value (47µH).

Then pick R_{LIM} from the curve. For I_{PEAK} = 500mA, R_{LIM} = 82Ω .

Inductor Selection — Positive-to-Negative Converter

Figure 7 shows hookup for positive-to-negative conversion. All of the output power must come from the inductor. In this case,

$$P_{L} = (|V_{OUT}| + V_{D})(|I_{OUT}|).$$
 (14)

In this mode the switch is arranged in common collector or step-down mode. The switch drop can be modeled as a 0.75V source in series with a 0.65Ω resistor. When the

switch closes, current in the inductor builds according to

$$I_{L}\left(+\right) = \frac{V_{L}}{R'} \left(1 - e^{\frac{-R't}{L}}\right) \tag{15}$$

where $R' = 0.65\Omega + DCR_I$ $V_1 = V_{1N} - 0.75V$

As an example, suppose -5V at 75mA is to be generated from a 4.5V to 5.5V input. Recalling Equation (14),

$$P_L = (I-5VI + 0.5V)(75mA) = 413mW.$$
 (16)

Energy required from the inductor is

$$\frac{P_L}{f_{OSC}} = \frac{413\text{mW}}{70\text{kHz}} = 5.9\mu\text{J}.$$
 (17)

Picking an inductor value of 56μH with 0.2Ω DCR results in a peak switch current of

$$I_{PEAK} = \frac{\left(4.5V - 0.75V\right)}{\left(0.65\Omega + 0.2\Omega\right)} \left(1 - e^{\frac{-0.85\Omega \bullet 10\mu s}{56\mu H}}\right) = 621\text{mA}. \quad (18)$$

Substituting IPEAK into Equation (04) results in

$$E_L = \frac{1}{2} (56\mu H) (0.621A)^2 = 10.8\mu J.$$
 (19)

Since 10.8µJ > 5.9µJ, the 56µH inductor will work.

With this relatively small input range, R_{I IM} is not usually necessary and the I_{LIM} pin can be tied directly to V_{IN}. As in the step-down case, peak switch current should be limited to ~800mA.

Capacitor Selection

Selecting the right output capacitor is almost as important as selecting the right inductor. A poor choice for a filter capacitor can result in poor efficiency and/or high output ripple. Ordinary aluminum electrolytics, while inexpensive and readily available, may have unacceptably poor Equivalent Series Resistance (ESR) and ESL (inductance). There are low ESR aluminum capacitors on the market specifically designed for switch mode DC-DC converters which work much better than general-purpose units. Tantalum

capacitors provide still better performance at more expense. We recommend OS-CON capacitors from Sanyo Corporation (San Diego, CA). These units are physically guite small and have extremely low ESR. To illustrate, Figures 1, 2 and 3 show the output voltage of an LT1110 based converter with three 100µF capacitors. The peak switch current is 500mA in all cases. Figure 1 shows a Sprague 501D, 25V aluminum capacitor. VollT jumps by over 120mV when the switch turns off, followed by a drop in voltage as the inductor dumps into the capacitor. This works out to be an ESR of over 240m Ω . Figure 2 shows the same circuit, but with a Sprague 150D, 20V tantalum capacitor replacing the aluminum unit. Output jump is now about 35mV, corresponding to an ESR of $70m\Omega$. Figure 3 shows the circuit with a 16V OS-CON unit. ESR is now only $20m\Omega$.




Figure 1. Aluminum




Figure 2. Tantalum

LT1110 • TA20




Figure 3. OS-CON

Diode Selection

Speed, forward drop, and leakage current are the three main considerations in selecting a catch diode for LT1110 converters. General purpose rectifiers such as the 1N4001 are unsuitable for use in any switching regulator application. Although they are rated at 1A, the switching time of a 1N4001 is in the 10µs-50µs range. At best, efficiency will be severely compromised when these diodes are used; at worst, the circuit may not work at all. Most LT1110 circuits will be well served by a 1N5818 Schottky diode, or its surface mount equivalent, the MBRS130T3. The combination of 500mV forward drop at 1A current, fast turn ON and turn OFF time, and 4µA to 10µA leakage current fit nicely with LT1110 requirements. At peak switch currents of 100mA or less, a 1N4148 signal diode may be used. This diode has leakage current in the 1nA-5nA range at 25°C and lower cost than a 1N5818. (You can also use them to get your circuit up and running, but beware of destroying the diode at 1A switch currents.)

Step-Up (Boost Mode) Operation

A step-up DC-DC converter delivers an output voltage higher than the input voltage. Step-up converters are *not* short circuit protected since there is a DC path from input to output.

The usual step-up configuration for the LT1110 is shown in Figure 4. The LT1110 first pulls SW1 low causing $V_{IN} - V_{CESAT}$ to appear across L1. A current then builds up in L1. At the end of the switch ON time the current in L1 is 1:

$$V_{IN} = \frac{V_{IN}}{L} t_{ON}$$

Figure 4. Step-Up Mode Hookup.

Immediately after switch turn off, the SW1 voltage pin starts to rise because current cannot instantaneously stop flowing in L1. When the voltage reaches $V_{OUT} + V_D$, the inductor current flows through D1 into C1, increasing V_{OUT} . This action is repeated as needed by the LT1110 to keep V_{FB} at the internal reference voltage of 220mV. R1 and R2 set the output voltage according to the formula

$$V_{OUT} = \left(1 + \frac{R2}{R1}\right) (220mV).$$
 (21)

Step-Down (Buck Mode) Operation

A step-down DC-DC converter converts a higher voltage to a lower voltage. The usual hookup for an LT1110 based step-down converter is shown in Figure 5.




Figure 5. Step-Down Mode Hookup

When the switch turns on, SW2 pulls up to $V_{IN}-V_{SW}$. This puts a voltage across L1 equal to $V_{IN}-V_{SW}-V_{OUT}$, causing a current to build up in L1. At the end of the switch ON time, the current in L1 is equal to

$$I_{PEAK} = \frac{V_{IN} - V_{SW} - V_{OUT}}{I} t_{ON}. \tag{22}$$

When the switch turns off, the SW2 pin falls rapidly and actually goes below ground. D1 turns on when SW2 reaches 0.4V below ground. D1 MUST BE A SCHOTTKY DIODE. The voltage at SW2 must never be allowed to go below –0.5V. A silicon diode such as the 1N4933 will allow SW2 to go to –0.8V, causing potentially destructive power

Note 1: This simple expression neglects the effects of switch and coil resistance. This is taken into account in the "Inductor Selection" section.

dissipation inside the LT1110. Output voltage is determined by

$$V_{OUT} = \left(1 + \frac{R2}{R1}\right) (220 \text{mV}). \tag{23}$$

R3 programs switch current limit. This is especially important in applications where the input varies over a wide range. Without R3, the switch stays on for a fixed time each cycle. Under certain conditions the current in L1 can build up to excessive levels, exceeding the switch rating and/or saturating the inductor. The 220Ω resistor programs the switch to turn off when the current reaches approximately 800mA. When using the LT1110 in stepdown mode, output voltage should be limited to 6.2V or less. Higher output voltages can be accommodated by inserting a 1N5818 diode in series with the SW2 pin (anode connected to SW2).

Higher Current Step-Down Operation

Output current can be increased by using a discrete PNP pass transistor as shown in Figure 6. R1 serves as a current limit sense. When the voltage drop across R1 equals a V_{BE} , the switch turns off. For temperature compensation a Schottky diode can be inserted in series with the I_{LIM} pin. This also lowers the maximum drop across R1 to $V_{BE} - V_{D}$, increasing efficiency. As shown, switch current is limited to 2A. Inductor value can be calculated based on formulas in the "Inductor Selection Step-Down




Figure 6. Q1 Permits Higher-Current Switching. LT1110 Functions as Controller.

Converter" section with the following conservative expression for V_{SW} :

$$V_{SW} = V_{R1} + V_{SAT} \approx 0.9V.$$
 (24)

R2 provides a current path to turn off Q1. R3 provides base drive to Q1. R4 and R5 set output voltage.

Inverting Configurations

The LT1110 can be configured as a positive-to-negative converter (Figure 7), or a negative-to-positive converter (Figure 8). In Figure 7, the arrangement is very similar to a step-down, except that the high side of the feedback is referred to ground. This level shifts the output negative. As in the step-down mode, D1 must be a Schottky diode, and $|V_{OUT}|$ should be less than 6.2V. More negative output-voltages can be accommodated as in the prior section.




Figure 7. Positive-to-Negative Converter

In Figure 8, the input is negative while the output is positive. In this configuration, the magnitude of the input voltage can be higher or lower than the output voltage. A level shift, provided by the PNP transistor, supplies proper polarity feedback information to the regulator.




Figure 8. Negative-to-Positive Converter

Using the I_{LIM} Pin awallol and drive noiless

The LT1110 switch can be programmed to turn off at a set switch current, a feature not found on competing devices. This enables the input to vary over a wide range without exceeding the maximum switch rating or saturating the inductor. Consider the case where analysis shows the LT1110 must operate at an 800mA peak switch current with a 2.0V input. If V_{IN} rises to 4V, peak current will rise to 1.6A, exceeding the maximum switch current rating. With the proper resistor selected (see the "Maximum Switch Current vs R_{LIM} " characteristic), the switch current will be limited to 800mA, even if the input voltage increases.

Another situation where the I_{LIM} feature is useful occurs when the device goes into continuous mode operation. This occurs in step-up mode when

$$\frac{V_{OUT} + V_{DIODE}}{V_{IN} - V_{SW}} < \frac{1}{1 - DC}.$$
 (25)

When the input and output voltages satisfy this relationship, inductor current does not go to zero during the switch OFF time. When the switch turns on again, the current ramp starts from the non-zero current level in the inductor just prior to switch turn on. As shown in Figure 9, the inductor current increases to a high level before the comparator turns off the oscillator. This high current can cause excessive output ripple and requires oversizing the output capacitor and inductor. With the I_{LIM} feature, however, the switch current turns off at a programmed level as shown in Figure 10, keeping output ripple to a minimum.

Figure 11 details current limit circuitry. Sense transistor Q1, whose base and emitter are paralleled with power switch Q2, is ratioed such that approximately 0.5% of Q2's collector current flows in Q1's collector. This current is passed through internal 80Ω resistor R1 and out through the I_{LIM} pin. The value of the external resistor connected between I_{LIM} and V_{IN} set the current limit. When sufficient switch current flows to develop a V_{BE} across R1 + R_{LIM} , Q3 turns on and injects current into the oscillator, turning off the switch. Delay through this circuitry is approximately 800ns. The current trip point becomes less accurate for

switch ON times less than $3\mu s$. Resistor values programming switch ON time for 800ns or less will cause spurious response in the switch circuitry although the device will still maintain output regulation.




Figure 9. No Current Limit Causes Large Inductor Current Build-Up




Figure 10. Current Limit Keeps Inductor Current Under Control




Figure 11. LT1110 Current Limit Circuitry

Using the Gain Block

The gain block (GB) on the LT1110 can be used as an error amplifier, low battery detector or linear post regulator. The gain block itself is a very simple PNP input op amp with an open collector NPN output. The negative input of the gain block is tied internally to the 220mV reference. The positive input comes out on the SET pin.

Arrangement of the gain block as a low battery detector is straightforward. Figure 12 shows hookup. R1 and R2 need only be low enough in value so that the bias current of the SET input does not cause large errors. $33k\Omega$ for R2 is adequate. R3 can be added to introduce a small amount of hysteresis. This will cause the gain block to "snap" when the trip point is reached. Values in the 1M-10M range are optimal. The addition of R3 will change the trip point, however.

Figure 12. Setting Low Battery Detector Trip Point

Table 1. Inductor Manufacturers

MANUFACTURER	PART NUMBERS
Coiltronics International 984 S.W. 13th Court Pompano Beach, FL 33069 305-781-8900	CTX100-4 Series Surface Mount
Toko America Incorporated 1250 Feehanville Drive Mount Prospect, IL 60056 312-297-0070	Type 8RBS
Sumida Electric Co. USA 708-956-0666	CD54 CDR74 CDR105 Surface Mount

Output ripple of the LT1110, normally 90mV at $5V_{OUT}$ can be reduced significantly by placing the gain block in front of the FB input as shown in Figure 13. This effectively reduces the comparator hysteresis by the gain of the gain block. Output ripple can be reduced to just a few millivolts using this technique. Ripple reduction works with stepdown or inverting modes as well. For this technique to be effective, output capacitor C1 must be large, so that each switching cycle increases V_{OUT} by only a few millivolts. $1000\mu F$ is a good starting value.




Figure 13. Output Ripple Reduction Using Gain Block

Table 2 Canacitor Manufacturers

MANUFACTURER	PART NUMBERS
Sanyo Video Components 1201 Sanyo Avenue San Diego, CA 92073 619-661-6322	OS-CON Series
Nichicon America Corporation 927 East State Parkway Schaumberg, IL 60173 708-843-7500	PL Series
Sprague Electric Company Lower Main Street Sanford, ME 04073 207-324-4140	150D Solid Tantalums 550D Tantalex
Matsuo 714-969-2491	267 Series Surface Mount


Table 3. Transistor Manufacturers

MANUFACTURER	PART NUMBERS
Zetex	ZTX Series
Commack, NY	FZT Series
516-543-7100	Surface Mount




TYPICAL APPLICATIONS

All Surface Mount Flash Memory V_{PP} Generator



1.5V Powered Laser Diode Driver



- * ADJUST R1 FOR CHANGE IN LASER OUTPUT POWER
- † TOKO 262LYF-0076M
- LASER DIODE CASE COMMON TO +BATTERY TERMINAL 170mA CURRENT DRAIN FROM 1.5V CELL (50mA DIODE)


NO OVERSHOOT

LT1110 - TA13


4

TYPICAL APPLICATIONS


All Surface Mount 3V to 5V Step-Up Converter




All Surface Mount 9V to 5V Step-Down Converter



All Surface Mount
1.5V to +10V, +5V Dual Output Step-Up Converter



All Surface Mount 1.5V to ±5V Dual Output Step-Up Converter





Micropower DC-to-DC Converter Adjustable and Fixed 5V, 12V

FEATURES

- Operates at Supply Voltages from 2.0V to 30V
- 72kHz Oscillator
- Works with Surface-Mount Inductors
- Only Three External Components Required
- Step-Up or Step-Down Mode
- Low-Battery Detector Comparator On-Chip
- User Adjustable Current Limit
- Internal 1A Power Switch
- Fixed or Adjustable Output Voltage Versions
- Space-Saving 8-Pin MiniDIP or S8 Package

APPLICATIONS

- 3V to 5V, 5V to 12V Converters
- 9V to 5V. 12V to 5V Converters
- Remote Controls
- Peripherals and Add-On Cards
- Battery Backup Supplies
- Uninterruptible Supplies
- Laptop and Palmtop Computers
- Cellular Telephones
- Portable Instruments
- Flash Memory Vpp Generators

DESCRIPTION

The LT1111 is a versatile micropower DC-to-DC converter. The device requires only three external components to deliver a fixed output of 5V or 12V. Supply voltage ranges from 2.0V to 12V in step-up mode and to 30V in step-down mode. The LT1111 functions equally well in step-up, step-down, or inverting applications.


The LT1111 oscillator is set at 72kHz, optimizing the device to work with off-the-shelf surface mount inductors. The device can deliver 5V at 100mA from a 3V input in step-up mode or 5V at 200mA from a 12V input in step-down mode.

Switch current limit can be programmed with a single resistor. An auxiliary open-collector Gain Block can be configured as a low-battery detector, linear post-regulator, undervoltage lock-out circuit, or error amplifier.


For input sources of less than 2V use the LT1110.

TYPICAL APPLICATION

All Surface-Mount 3V to 5V Step-Up Converter



Typical Load Regulation




4

ABSOLUTE MAXIMUM RATINGS

Supply Voltage (V _{IN})	36V
SW1 Pin Voltage (V _{SW} 1)	
SW2 Pin Voltage (V _{SW} 2)	
Feedback Pin Voltage (LT1111)	
Switch Current	
Maximum Power Dissipation	500mW
Operating Temperature Range	
LT1111C	0°C to 70°C
LT1111M	55°C to 125°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10	sec.)300°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS V_{IN} = 3V, Military or Commercial Version

SYMBOL	PARAMETER CAREFORD	CONDITIONS	1	MIN	TYP	MAX	UNITS
Iq	Quiescent Current	Switch Off			300	400	μА
VIN	Input Voltage	Step-Up Mode	•	2.0	Line Reg	12.6	V
V		Step-Down Mode	•	old qui ga	il apuli	30	
	Comparator Trip Point Voltage	LT1111 (Note 1)	•	1.20	1.25	1.30	V
V _{OUT}	Output Sense Voltage	LT1111-5 (Note 2)	•	4.75	5.00	5.25	V
10 200 300		LT1111-12 (Note 2)	•	11.4	12.00	12.6	
	Comparator Hysteresis	live at Di LT1111 ght wof bno right ar	•	I fanti eanin	8	12.5	mV
nia CA	Output Hysteresis	LT1111-5	•	um the 1.2	32	50	mV
\$80000000000	o acomo per matrico e especialmente e como e esca	LT1111-12	•	Negotiario Paul	75	120	
fosc	Oscillator Frequency	THE CHARGE TRAILS AND A	101	54	72	88	kHz
DC	Duty Cycle	Full Load		43	50	59	%
ton	Switch On Time	I _{LIM} Tied to V _{IN}		5	7	9	μs
V _{SAT}	SW Sat Voltage, Step-Up Mode	V _{IN} = 3.0V, I _{SW} = 650mA			0.5	0.65	V V
		V _{IN} = 5.0V, I _{SW} = 1A			0.8	1.0	
	SW Sat Voltage, Step-Down Mode	V _{IN} = 12V, I _{SW} = 650mA			1.1	1.5	
Ifb	Feedback Pin Bias Current	LT1111, V _{fb} = 0V	•	4	70	120	nA
I _{SET}	Set Pin Bias Current	V _{SET} = V _{REF}	•		70	300	nA
V _{OL}	Gain Block Output Low	I _{SINK} = 300μA, V _{SET} = 1.00V	•		0.15	0.4	V
	Reference Line Regulation	5V ≤ V _{IN} ≤ 30V	•		0.02	0.075	%/V
Av	Gain Block Gain	$R_L = 100k\Omega$ (Note 3)	•	1000	6000		V/V
I _{LIM}	Current Limit	220Ω from I _{LIM} to V _{IN}			400		mA
	Current Limit Temperature Coefficient	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			- 0.3		%/°C
SI (0)	Switch Off Leakage Current	Measured at SW1 Pin, V _{SW1} = 12V	5.47	UUS S	1	10	μА
100 H - 1917 4	Maximum Excursion Below GND	I _{SW} 1≤ 10μA, Switch Off	15.73	A COUNTY	- 400	- 350	mV

ELECTRICAL CHARACTERISTICS $V_{IN} = 3V, -55^{\circ}C \le T_A \le 125^{\circ}C$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	LT1111M MIN TYP MAX			UNITS		
Iq	Quiescent Current	Switch Off	Switch Off			300	450	μА
f _{osc}	Oscillator Frequency	1 1913 V-3.8			45	72	100	kHz
DC	Duty Cycle	Full Load A.			40	50	62	%
t _{on}	Switch On Time	I _{LIM} Tied to V _{IN}	m002500m		5	7	111/09 0	μѕ
2-8	Reference Line Regulation	$2.0V \le V_{IN} \le 5V$	$0^{\circ}\text{C} \le \text{T}_{\text{A}} \le 125^{\circ}\text{C}$		agnsi	0.2	0.4	%N
	MITTITAL Intervience 1002	my mixe. 3c	T _A = -55°C			ay harriers	0.8	1114
V _{SAT}	SW Sat Voltage, Step-Up Mode	$0^{\circ}\text{C} \le \text{T}_{\text{A}} \le 125^{\circ}\text{C}, \text{ I}_{\text{SW}} = 500\text{mA}$ $\text{T}_{\text{A}} = -55^{\circ}\text{C}, \text{ I}_{\text{SW}} = 400\text{mA}$			901	0.5	0.65	V LET
	SW Sat Voltage, Step-Down Mode	V _{IN} = 12V,	$0^{\circ}\text{C} \le \text{T}_{\text{A}} \le 125^{\circ}\text{C}$	Sec	oring, 10	(Solde	1.5	ne i bse.i
	SS PART M	I _{SW} = 500mA	T _A = -55°C				2.0	

ELECTRICAL CHARACTERISTICS $V_{IN} = 3V$, $0^{\circ}C \le T_{A} \le 70^{\circ}C$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	CONDITIONS			MAX	UNITS
IQ	Quiescent Current	Switch Off	310	an that	300	400	μА
f _{osc}	Oscillator Frequency	number of American 'go a We areas a	•	54	72	95	kHz
DC	Duty Cycle	Full Load	•	43	50	59	%
t _{on}	Switch On Time	I _{LIM} [†] Tied to V _{IN}	•	5	7	9	μs
V	Reference Line Regulation	$2.0V \le V_{IN} \le 5V$	•		0.2	0.4	%/V
V _{SAT}	SW Sat Voltage, Step-Up Mode	V _{IN} = 3V, I _{SW} = 650mA	•		0.5	0.65	V
	SW Sat Voltage, Step-Down Mode	V _{IN} = 12V, I _{SW} = 650mA	•	int Voltage	9 1.17	1.5	


The ● denotes specifications which apply over the operating temperature range


Note 1: This specification guarantees that both the high and low trip points of the comparator fall within the 1.20V to 1.30V range.


Note 2: The output voltage waveform will exhibit a sawtooth shape due to the comparator hysteresis. The output voltage on the fixed-output versions will always be within the specified range.

Note 3: $100k\Omega$ resistor connected between a 5V source and the AO pin.

TYPICAL PERFORMANCE CHARACTERISTICS











4


TYPICAL PERFORMANCE CHARACTERISTICS

























TYPICAL PERFORMANCE CHARACTERISTICS





PIN FUNCTIONS

I_{LIM} (Pin 1): Connect this pin to V_{IN} for normal use. Where lower current limit is desired, connect a resistor between I_{LIM} and V_{IN}. A 220 Ω resistor will limit the switch current to approximately 400mA.

VIN (Pin 2): Input supply voltage.

SW1 (Pin 3): Collector of power transistor. For step-up mode connect to inductor/diode. For step-down mode connect to V_{IN} .


SW2 (**Pin 4**): Emitter of power transistor. For step-up mode connect to ground. For step-down mode connect to inductor/diode. This pin must never be allowed to go more than a Schottky diode drop below ground.

GND (Pin 5): Ground.

AO (Pin 6): Auxiliary Gain Block (GB) output. Open collector, can sink 300μA.

SET (Pin 7): GB input. GB is an op amp with positive input connected to SET pin and negative input connected to 1.25V reference.

FB/SENSE (Pin 8): On the LT1111 (adjustable) this pin goes to the comparator input. On the LT1111-5 and LT1111-12, this pin goes to the internal application resistor that sets output voltage.



LT1111 OPERATION

The LT1111 is a gated oscillator switcher. This type architecture has very low supply current because the switch is cycled when the feedback pin voltage drops below the reference voltage. Circuit operation can best be understood by referring to the LT1111 block diagram. Comparator A1 compares the feedback (FB) pin voltage with the 1.25V reference signal. When FB drops below 1.25V, A1 switches on the 72kHz oscillator. The driver amplifier boosts the signal level to drive the output NPN power switch. The switch cycling action raises the output voltage and FB pin voltage. When the FB voltage is sufficient to trip A1, the oscillator is gated off. A small amount of hysteresis built into A1 ensures loop stability without external frequency compensation. When the comparator output is low, the oscillator and all high-current circuitry is turned off, lowering device quiescent current to just 300µA.

The oscillator is set internally for $7\mu s$ ON time and $7\mu s$ OFF time, optimizing the device for circuits where V_{OUT} and V_{IN} differ by roughly a factor of 2. Examples include a 3V to 5V step-up converter or a 9V to 5V step-down converter.

Gain block A2 can serve as a low-battery detector. The negative input of A2 is the 1.25V reference. A resistor divider from V_{IN} to GND, with the mid-point connected to the SET pin provides the trip voltage in a low-battery detector application. A0 can sink $300\mu A$ (use a 22k resistor pull-up to +5V).

A resistor connected between the I_{LIM} pin and V_{IN} sets maximum switch current. When the switch current exceeds the set value, the switch cycle is prematurely terminated. If current limit is not used, I_{LIM} should be tied directly to V_{IN} . Propagation delay through the current-limit circuitry is approximately $1\mu s$.

In step-up mode the switch emitter (SW2) is connected to ground and the switch collector (SW1) drives the inductor; in step-down mode the collector is connected to V_{IN} and the emitter drives the inductor.

The LT1111-5 and LT1111-12 are functionally identical to the LT1111. The -5 and -12 versions have on-chip voltage setting resistors for fixed 5V or 12V outputs. Pin 8 on the fixed versions should be connected to the output. No external resistors are needed.

APPLICATIONS INFORMATION

Inductor Selection — General

A DC-DC converter operates by storing energy as magnetic flux in an inductor core, and then switching this energy into the load. Since it is flux, not charge, that is stored, the output voltage can be higher, lower, or opposite in polarity to the input voltage by choosing an appropriate switching topology. To operate as an efficient energy transfer element, the inductor must fulfill three requirements. First, the inductance must be low enough for the inductor to store adequate energy under the worst case condition of minimum input voltage and switch ON time. The inductance must also be high enough so maximum current ratings of the LT1111 and inductor are not exceeded at the other worst case condition of maximum input voltage and ON time. Additionally, the inductor core must be able to store the required flux; i.e., it must not saturate. At power levels generally encountered with LT1111 based designs, small surface-mount ferrite core

units with saturation current ratings in the 300mA to 1A range and DCR less than 0.4Ω (depending on application) are adequate. Lastly, the inductor must have sufficiently low DC resistance so excessive power is not lost as heat in the windings. An additional consideration is Electro-Magnetic Interference (EMI). Toroid and pot core type inductors are recommended in applications where EMI must be kept to a minimum; for example, where there are sensitive analog circuitry or transducers nearby. Rod core types are a less expensive choice where EMI is not a problem. Minimum and maximum input voltage, output voltage and output current must be established before an inductor can be selected.

Inductor Selection — Step-Up Converter

In a step-up, or boost converter (Figure 4), power generated by the inductor makes up the difference between input and output. Power required from the inductor is

determined by

$$P_{L} = \left(V_{OUT} + V_{D} - V_{IN MIN}\right)\left(I_{OUT}\right) \tag{01}$$

where V_D is the diode drop (0.5V for a 1N5818 Schottky). Energy required by the inductor per cycle must be equal or greater than

in order for the converter to regulate the output.

When the switch is closed, current in the inductor builds according to

$$I_{L}(t) = \frac{V_{IN}}{R'} \left(1 - e^{\frac{-R't}{L}} \right) \tag{03}$$

where R' is the sum of the switch equivalent resistance (0.8 Ω typical at 25°C) and the inductor DC resistance. When the drop across the switch is small compared to V_{IN}, the simple lossless equation

$$I_{L}(t) = \frac{V_{IN}}{L}t \tag{04}$$

can be used. These equations assume that at t=0, inductor current is zero. This situation is called "discontinuous mode operation" in switching regulator parlance. Setting "t" to the switch ON time from the LT1111 specification table (typically 7μ s) will yield I_{PEAK} for a specific "L" and V_{IN} . Once I_{PEAK} is known, energy in the inductor at the end of the switch ON time can be calculated as

$$E_{L} = \frac{1}{2} L I_{PEAK}^{2} \tag{05}$$

 E_L must be greater than P_L/f_{OSC} for the converter to deliver the required power. For best efficiency I_{PEAK} should be kept to 1A or less. Higher switch currents will cause excessive drop across the switch resulting in reduced efficiency. In general, switch current should be held to as low a value as possible in order to keep switch, diode and inductor losses at a minimum.

As an example, suppose 12V at 60mA is to be generated from a 4.5V to 8V input. Recalling equation (01),

$$P_L = (12V + 0.5V - 4.5V)(60mA) = 480mW.$$
 (06)

Energy required from the inductor is

$$\frac{P_L}{f_{OSC}} = \frac{480 \text{mW}}{72 \text{kHz}} = 6.7 \mu \text{J}$$
 (07)

Picking an inductor value of $47\mu H$ with 0.2Ω DCR results in a peak switch current of

$$I_{PEAK} = \frac{4.5V}{1.0\Omega} \left(1 - e^{\frac{-1.0\Omega \cdot 7\mu s}{47\mu H}} \right) = 623\text{mA}.$$
 (08)

Substituting I_{PEAK} into Equation 04 results in

$$E_L = \frac{1}{2} (47 \mu H) (0.623 A)^2 = 9.1 \mu J$$
 (09)

Since $9.1\mu J > 6.7\mu J$, the $47\mu H$ inductor will work. This trial-and-error approach can be used to select the optimum inductor. Keep in mind the switch current maximum rating of 1.5A. If the calculated peak current exceeds this, consider using the LT1110. The 70% duty cycle of the LT1110 allows more energy per cycle to be stored in the inductor, resulting in more output power.

A resistor can be added in series with the I_{LIM} pin to invoke switch current limit. The resistor should be picked so the calculated I_{PEAK} at minimum V_{IN} is equal to the Maximum Switch Current (from Typical Performance Characteristic curves). Then, as V_{IN} increases, switch current is held constant, resulting in increasing efficiency.

Inductor Selection — Step-Down Converter

The step-down case (Figure 5) differs from the step-up in that the inductor current flows through the load during both the charge and discharge periods of the inductor. Current through the switch should be limited to ~650mA in this mode. Higher current can be obtained by using an external switch (see Figure 6). The I_{LIM} pin is the key to successful operation over varying inputs.

After establishing output voltage, output current and input voltage range, peak switch current can be calculated by the

4

APPLICATIONS INFORMATION

formula

$$I_{PEAK} = \frac{2I_{OUT}}{DC} \left[\frac{V_{OUT} + V_D}{V_{IN} - V_{SW} + V_D} \right]$$
 (10)

where DC = duty cycle (0.50)

V_{SW} = switch drop in step-down mode

 V_D = diode drop (0.5V for a 1N5818)

I_{OUT} = output current

V_{OUT} = output voltage

V_{IN} = minimum input voltage

 V_{SW} is actually a function of switch current which is in turn a function of V_{IN} , L, time, and V_{OUT} . To simplify, 1.5V can be used for V_{SW} as a very conservative value.

Once IPEAK is known, inductor value can be derived from

$$L = \frac{V_{\text{INMIN}} - V_{\text{SW}} - V_{\text{OUT}}}{I_{\text{PEAK}}} \bullet t_{\text{ON}}$$
 (11)

where t_{ON} = switch ON time (7 μ s).

Next, the current limit resistor R_{LIM} is selected to give I_{PEAK} from the R_{LIM} Step-Down Mode curve. The addition of this resistor keeps maximum switch current constant as the input voltage is increased.

As an example, suppose 5V at 300mA is to be generated from a 12V to 24V input. Recalling Equation (10),

$$I_{PEAK} = \frac{2(300\text{mA})}{0.50} \left[\frac{5 + 0.5}{12 - 1.5 + 0.5} \right] = 600\text{mA}$$
 (12)

Next, inductor value is calculated using Equation (11)

$$L = \frac{12 - 1.5 - 5}{600 \text{mA}} 7 \mu \text{s} = 64 \mu \text{H}. \tag{13}$$

Use the next lowest standard value (56 μ H).

Then pick R_{LIM} from the curve. For I_{PEAK} = 600mA, R_{LIM} = 56Ω .

Inductor Selection — Positive-to-Negative Converter

Figure 7 shows hookup for positive-to-negative conversion. All of the output power must come from the inductor. In this case,

$$P_{L} = (|V_{OUT}| + V_{D})(I_{OUT}). \tag{14}$$

In this mode the switch is arranged in common collector or step-down mode. The switch drop can be modeled as a 0.75V source in series with a 0.65Ω resistor. When the switch closes, current in the inductor builds according to

$$I_{L}(t) = \frac{V_{L}}{R'} \left(1 - e^{\frac{-R't}{L}} \right) \tag{15}$$

where R' =
$$0.65\Omega + DCR_L$$

 $V_L = V_{IN} - 0.75V$

As an example, suppose -5V at 50mA is to be generated from a 4.5V to 5.5V input. Recalling Equation (14),

$$P_L = (|-5V|+0.5V)(50mA) = 275mW.$$
 (16)

Energy required from the inductor is

$$\frac{P_L}{f_{OSC}} = \frac{275 \text{mW}}{72 \text{kHz}} = 3.8 \mu \text{J}.$$
 (17)

Picking an inductor value of $56\mu\text{H}$ with 0.2Ω DCR results in a peak switch current of

$$I_{PEAK} = \frac{\left(4.5V - 0.75V\right)}{\left(0.65\Omega + 0.2\Omega\right)} \left(1 - e^{\frac{-0.85\Omega \bullet 7\mu s}{56\mu H}}\right) = 445\text{mA}. \tag{18}$$

Substituting I_{PEAK} into Equation (04) results in

$$E_L = \frac{1}{2} (56\mu H) (0.445 A)^2 = 5.54 \mu J.$$
 (19)

Since $5.54\mu J > 3.82\mu J$, the $56\mu H$ inductor will work.

With this relatively small input range, R_{LIM} is not usually necessary and the I_{LIM} pin can be tied directly to V_{IN} . As in the step-down case, peak switch current should be limited to ~650mA.

Capacitor Selection

Selecting the right output capacitor is almost as important as selecting the right inductor. A poor choice for a filter capacitor can result in poor efficiency and/or high output ripple. Ordinary aluminum electrolytics, while inexpensive and readily available, may have unacceptably poor Equivalent Series Resistance (ESR) and ESL (inductance). There are low ESR aluminum capacitors on the market specifically designed for switch mode DC-DC converters which work much better than general-purpose units. Tantalum capacitors provide still better performance at more expense. We recommend OS-CON capacitors from Sanyo Corporation (San Diego, CA). These units are physically guite small and have extremely low ESR. To illustrate, Figures 1, 2, and 3 show the output voltage of an LT1111 based converter with three 100µF capacitors. The peak switch current is 500mA in all cases. Figure 1 shows a Sprague 501D, 25V aluminum capacitor. VollT jumps by over 120mV when the switch turns off, followed by a drop in voltage as the inductor dumps into the capacitor. This works out to be an ESR of over 240m Ω . Figure 2 shows the same circuit, but with a Sprague 150D, 20V tantalum capacitor replacing the aluminum unit. Output jump is now about 35mV, corresponding to an ESR of $70m\Omega$. Figure 3 shows the circuit with a 16V OS-CON unit. ESR is now only $20m\Omega$.




Figure 2. Tantalum




Figure 3. OS-CON

Diode Selection

Speed, forward drop, and leakage current are the three main considerations in selecting a catch diode for LT1111 converters. General purpose rectifiers such as the 1N4001 are unsuitable for use in any switching regulator application. Although they are rated at 1A, the switching time of a 1N4001 is in the 10us-50us range. At best, efficiency will be severely compromised when these diodes are used; at worst, the circuit may not work at all. Most LT1111 circuits will be well served by a 1N5818 Schottky diode, or its surface mount equivalent, the MBRS130T3. The combination of 500mV forward drop at 1A current, fast turn ON and turn OFF time, and 4µA to 10µA leakage current fit nicely with LT1111 requirements. At peak switch currents of 100mA or less, a 1N4148 signal diode may be used. This diode has leakage current in the 1nA-5nA range at 25°C and lower cost than a 1N5818. (You can also use them to get your circuit up and running, but beware of destroying the diode at 1A switch currents.)

Step-Up (Boost Mode) Operation

A step-up DC-DC converter delivers an output voltage higher than the input voltage. Step-up converters are *not* short circuit protected since there is a DC path from input to output.

The usual step-up configuration for the LT1111 is shown in Figure 4. The LT1111 first pulls SW1 low causing $V_{IN} - V_{CESAT}$ to appear across L1. A current then builds up in L1. At the end of the switch ON time the current in L1 is 1:

$$I_{PEAK} = \frac{V_{IN}}{I} t_{ON}$$
 (20)

Note 1: This simple expression neglects the effect of switch and coil resistance. This is taken into account in the "Inductor Selection" section.




Figure 4. Step-Up Mode Hookup. Refer to Table 1 for Component Values

Immediately after switch turn off, the SW1 voltage pin starts to rise because current cannot instantaneously stop flowing in L1. When the voltage reaches $V_{OUT} + V_D$, the inductor current flows through D1 into C1, increasing V_{OUT} . This action is repeated as needed by the LT1111 to keep V_{FB} at the internal reference voltage of 1.25V. R1 and R2 set the output voltage according to the formula

$$V_{OUT} = \left(1 + \frac{R2}{R1}\right) (1.25V).$$
 (21)

Step-Down (Buck Mode) Operation

A step-down DC-DC converter converts a higher voltage to a lower voltage. The usual hookup for an LT1111 based step-down converter is shown in Figure 5.




Figure 5. Step-Down Mode Hookup

When the switch turns on, SW2 pulls up to $V_{IN}-V_{SW}$. This puts a voltage across L1 equal to $V_{IN}-V_{SW}-V_{OUT}$, causing a current to build up in L1. At the end of the switch ON time, the current in L1 is equal to

$$I_{PEAK} = \frac{V_{IN} - V_{SW} - V_{OUT}}{L} t_{ON}.$$
 (22)

When the switch turns off, the SW2 pin falls rapidly and actually goes below ground. D1 turns on when SW2 reaches 0.4V below ground. D1 MUST BE A SCHOTTKY DIODE. The voltage at SW2 must never be allowed to go below -0.5V. A silicon diode such as the 1N4933 will allow SW2 to go to -0.8V, causing potentially destructive power dissipation inside the LT1111. Output voltage is determined by

$$V_{OUT} = \left(1 + \frac{R2}{R1}\right) (1.25V).$$
 (23)

R3 programs switch current limit. This is especially important in applications where the input varies over a wide range. Without R3, the switch stays on for a fixed time each cycle. Under certain conditions the current in L1 can build up to excessive levels, exceeding the switch rating and/or saturating the inductor. The 100Ω resistor programs the switch to turn off when the current reaches approximately 700mA. When using the LT1111 in stepdown mode, output voltage should be limited to 6.2V or less. Higher output voltages can be accommodated by inserting a 1N5818 diode in series with the SW2 pin (anode connected to SW2).

Higher Current Step-Down Operation

Output current can be increased by using a discrete PNP pass transistor as shown in Figure 6. R1 serves as a current limit sense. When the voltage drop across R1 equals a V_{BE} , the switch turns off. For temperature compensation a Schottky diode can be inserted in series with the I_{LIM} pin. This also lowers the maximum drop across R1 to $V_{BE} - V_{D}$, increasing efficiency. As shown, switch current is limited to 2A. Inductor value can be calculated based on formulas in the "Inductor Selection Step-Down

Converter" section with the following conservative expression for V_{SW} :

$$V_{SW} = V_{R1} + V_{O1SAT} \approx 1.0V$$
 (24)

R2 provides a current path to turn off Q1. R3 provides base drive to Q1. R4 and R5 set output voltage. A PMOS FET can be used in place of Q1 when V_{IN} is between 10V and 20V.

Inverting Configurations

The LT1111 can be configured as a positive-to-negative converter (Figure 7), or a negative-to-positive converter (Figure 8). In Figure 7, the arrangement is very similar to a step-down, except that the high side of the feedback is referred to ground. This level shifts the output negative. As in the step-down mode, D1 must be a Schottky diode, and $|V_{OUT}|$ should be less than 6.2V. More negative output voltages can be accommodated as in the prior section.

In Figure 8, the input is negative while the output is positive. In this configuration, the magnitude of the input voltage can be higher or lower than the output voltage. A level shift, provided by the PNP transistor, supplies proper polarity feedback information to the regulator.

Using the ILIM Pin

The LT1111 switch can be programmed to turn off at a set switch current, a feature not found on competing devices. This enables the input to vary over a wide range without exceeding the maximum switch rating or saturating the inductor. Consider the case where analysis shows the LT1111 must operate at an 800mA peak switch current with a 2.0V input. If V_{IN} rises to 4V, the peak switch current will rise to 1.6A, exceeding the maximum switch current rating. With the proper resistor selected (see the "Maximum Switch Current vs R_{LIM} " characteristic), the switch current will be limited to 800mA, even if the input voltage increases.

Another situation where the I_{LIM} feature is useful occurs when the device goes into continuous mode operation. This occurs in step-up mode when

$$\frac{V_{OUT} + V_{DIODE}}{V_{IN} - V_{SW}} < \frac{1}{1 - DC}.$$
 (25)




Figure 6. Q1 Permits Higher-Current Switching. LT1111 Functions as Controller.




Figure 7. Positive-to-Negative Converter




Figure 8. Negative-to-Positive Converter

When the input and output voltages satisfy this relationship, inductor current does not go to zero during the switch OFF time. When the switch turns on again, the current ramp starts from the non-zero current level in the inductor just prior to switch turn on. As shown in Figure 9, the inductor current increases to a high level before the



comparator turns off the oscillator. This high current can cause excessive output ripple and requires oversizing the output capacitor and inductor. With the I_{LIM} feature, however, the switch current turns off at a programmed level as shown in Figure 10, keeping output ripple to a minimum.




Figure 9. No Current Limit Causes Large Inductor Current Build-Up




Figure 10. Current Limit Keeps Inductor Current Under Control




Figure 11. LT1111 Current Limit Circuitry

Figure 11 details current limit circuitry. Sense transistor Q1, whose base and emitter are paralleled with power switch Q2, is ratioed such that approximately 0.5% of Q2's collector current flows in Q1's collector. This current is passed through internal 80Ω resistor R1 and out through the I_{LIM} pin. The value of the external resistor connected between I_{LIM} and V_{IN} sets the current limit. When sufficient switch current flows to develop a V_{BE} across R1 \pm

 R_{LIM} , Q3 turns on and injects current into the oscillator, turning off the switch. Delay through this circuitry is approximately 1 μ s. The current trip point becomes less accurate for switch ON times less than 3 μ s. Resistor values programming switch ON time for 1 μ s or less will cause spurious response in the switch circuitry although the device will still maintain output regulation.

Using the Gain Block

The gain block (GB) on the LT1111 can be used as an error amplifier, low battery detector or linear post regulator. The gain block itself is a very simple PNP input op amp with an open collector NPN output. The negative input of the gain block is tied internally to the 1.25V reference. The positive input comes out on the SET pin.

Arrangement of the gain block as a low battery detector is straightforward. Figure 12 shows hookup. R1 and R2 need only be low enough in value so that the bias current of the SET input does not cause large errors. $33k\Omega$ for R2 is adequate. R3 can be added to introduce a small amount of hysteresis. This will cause the gain block to "snap" when the trip point is reached. Values in the 1M-10M range are optimal. The addition of R3 will change the trip point, however.




Figure 12. Setting Low Battery Detector Trip Point

Table 1. Component Selection for Common Converters

INPUT VOLTAGE	OUTPUT VOLTAGE	OUTPUT CURRENT (MIN)	CIRCUIT FIGURE	INDUCTOR VALUE	INDUCTOR PART NUMBER	CAPACITOR VALUE	NOTES
2.0-3.1	5	90mA	4	15μΗ	S CD75-750K	33μF	nev*von
2.0-3.1	5	10mA	4	47μΗ	S CD54-470K, C CTX50-1	10μF	e es isve
2.0-3.1	12	30mA	4	15μΗ	15μH S CD75-150K		numinim
2.0-3.1	12	10mA	4 (4)	47μΗ	S CD54-470K, C CTX50-1	10μF	
5	12	90mA	4	33μΗ	S CD75-330K	22μF	
5	12	30mA	4	47μΗ	S CD75-470K, C CTX50-1	15μF	
6.5-11	5	50mA	5	15μΗ	S CD54-150K	47μF	**
12-20	5	300mA	5	56μΗ	S CD105-560K, C CTX50-4	47μF	**
20-30	5	300mA	5	120μΗ	S CD105-121K, C CTX100-4	47μF	**
5	-5 -mar	75mA	6	56μΗ	S CD75-560K, C CTX50-4	47μF	elo -
12	-5	250mA	6	120μΗ	S CD105-121K, C CTX100-4	100μF	**

S = Sumida

Table 2. Inductor Manufacturers

MANUFACTURER	PART NUMBERS
Coiltronics International 984 S.W. 13th Court Pompano Beach, FL 33069 305-781-8900	CTX100-4 Series Surface Mount
Toko America Incorporated 1250 Feehanville Drive Mount Prospect, IL 60056 312-297-0070	Type 8RBS
Sumida Electric Co. USA 708-956-0666	CD54 CDR74 CDR105 Surface Mount

Table 3. Capacitor Manufacturers

MANUFACTURER	PART NUMBERS
Sanyo Video Components 1201 Sanyo Avenue San Diego, CA 92073 619-661-6322	OS-CON Series
Nichicon America Corporation 927 East State Parkway Schaumberg, IL 60173 708-843-7500	PL Series
Sprague Electric Company Lower Main Street Sanford, ME 04073 207-324-4140	150D Solid Tantalums 550D Tantalex
Matsuo 714-969-2491	267 Series Surface Mount

C = Coiltronics


^{*} Add 47 Ω from I_{LIM} to V_{IN}

^{**} Add 220 Ω from I_{LIM} to V_{IN}

4

TYPICAL APPLICATIONS

3V to -22V LCD Bias Generator




LT1111 • TA16

9V to 5V Step-Down Converter


\$100Ω

SW




* L1 = SUMIDA CD54-150K


+20V to 5V Step-Down Converter




TYPICAL APPLICATIONS



Voltage Controlled Positive-to-Negative Converter



High Power, Low Quiescent Current Step-Down Converter



4

LINEAR

Micropower DC-DC Converter Adjustable and Fixed 5V, 12V

FEATURES

- Operates at Supply Voltages From 2.0V to 30V
- Consumes Only 110µA Supply Current
- Works in Step-Up or Step-Down Mode
- Only Three External Components Required
- Low Battery Detector Comparator On-Chip
- User-Adjustable Current Limit
- Internal 1A Power Switch
- Fixed or Adjustable Output Voltage Versions
- Space Saving 8-Pin MiniDIP or SO8 Package

APPLICATIONS

- Flash Memory Vpp Generators
- 3V to 5V, 5V to 12V Converters
- 9V to 5V. 12V to 5V Converters
- LCD Bias Generators
- Peripherals and Add-On Cards
- Battery Backup Supplies
- Laptop and Palmtop Computers
- Cellular Telephones
- Portable Instruments

DESCRIPTION

The LT1173 is a versatile micropower DC-DC converter. The device requires only three external components to deliver a fixed output of 5V or 12V. Supply voltage ranges from 2.0V to 12V in step-up mode and to 30V in step-down mode. The LT1173 functions equally well in step-up, step-down or inverting applications.


The LT1173 consumes just $110\mu A$ supply current at standby, making it ideal for applications where low quiescent current is important. The device can deliver 5V at 80mA from a 3V input in step-up mode or 5V at 200mA from a 12V input in step-down mode.

Switch current limit can be programmed with a single resistor. An auxiliary gain block can be configured as a low battery detector, linear post regulator, under voltage lock-out circuit or error amplifier.


For input sources of less than 2V, use the LT1073.

TYPICAL APPLICATIONS

Logic Controlled Flash Memory Vpp Generator




Vpp Output



ABSOLUTE MAXIMUM RATINGS

Supply Voltage (VIN)	36V
Supply Voltage (V _{IN}) SW1 Pin Voltage (V _{SW1})	50V
SW2 Pin Voltage (V _{SW2})	0.5V to V _{IN}
Feedback Pin Voltage (LT117	
Sense Pin Voltage (LT1173, -	5, -12)36V
Maximum Power Dissipation	500mW
Maximum Switch Current	1.5A
Operating Temperature Rang	e0°C to 70°C
Storage Temperature Range	65°C to 150°C
Lead Temperature, (Soldering	

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS T_A = 25°C, V_{IN} = 3V, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS			MIN	TYP	MAX	UNITS
IQ or	Quiescent Current	Switch Off	in-l	•		110	150	μА
IQ	Quiescent Current, Boost	No Load	LT1173-5		20	135	otmis9 bus	μ
	Mode Configuration		LT1173-12			250	Telephones	μΑ
V _{IN}	Input Voltage	Step-Up Mode		•	2.0	e!	12.6	Inghos N
		Step-Down Mo	ode	•			30	V
BOATS ESHIERS	Comparator Trip Point Voltage	LT1173 (Note	1)	•	1.20	1.245	1.30	/
V _{OUT}	Output Sense Voltage	LT1173-5 (No	te 2)	•	4.75	5.00	5.25	V
		LT1173-12 (N	ote 2)	•	11.4	12.0	12.6	V
Plant	Comparator Hysteresis	LT1173	5711 (1115 77)	•		5	10	mV
	Output Hysteresis	LT1173-5		•	BIRDVII.	20	40	mV
		LT1173-12		•	1 64	50	100	mV
fosc	Oscillator Frequency			•	18	24	30	kHz
	Duty Cycle	Full Load			47	55	63	%
t _{ON}	Switch ON Time	I _{LIM} tied to V _{IN}	59403	•	17	23	32	μѕ
	Feedback Pin Bias Current	LT1173, V _{FB} =	0V	•		10	50	nA
	Set Pin Bias Current	V _{SET} = V _{REF}		•		20	100	n <i>A</i>
V _{OL}	Gain Block Output Low	I _{SINK} = 100μA	V _{SET} = 1.00V	•	MIST S	0.15	0.4	V
	Reference Line Regulation	2.0V ≤ V _{IN} ≤ 5	V	•		0.2	0.4	%∧
		5V ≤ V _{IN} ≤ 30	V	•		0.02	0.075	%∧
V _{SAT}	SW _{SAT} Voltage, Step-Up Mode	V _{IN} = 3.0V, I _{SV}	y = 650mA	•		0.5	0.65	V
115 (14)		V _{IN} = 5.0V, I _{SV}	v = 1A		LAUR AATEN AS	0.8	1.0	V
				•			1.4	0 00 V

ELECTRICAL CHARACTERISTICS T_A = 25°C, V_{IN} = 3V, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{SAT}	SW _{SAT} Voltage, Step-Down Mode	V _{IN} = 12V, I _{SW} = 650mA			1.1	1.5	V
			•			1.7	V
A _V	Gain Block Gain	$R_L = 100k\Omega$ (Note 3)	•	400	1000		V/V
	Current Limit	220Ω to I _{LIM} to V _{IN}	10		400	HA	mA
	Current Limit Temperature Coeff.		•	8 7	-0.3		%/°C
The same of the sa	Switch OFF Leakage Current	Measured at SW1 Pin	1 1	3 - 1	1	10	μΑ
V _{SW2}	Maximum Excursion Below GND	I _{SW1} ≤ 10μA, Switch Off	176	8	-400	-350	mV


The \bullet denotes the specifications which apply over the full operating temperature range.


Note 1: This specification guarantees that both the high and low trip points of the comparator fall within the 1.20V to 1.30V range.


Note 2: The output voltage waveform will exhibit a sawtooth shape due to the comparator hysteresis. The output voltage on the fixed output versions will always be within the specified range.


Note 3: $100k\Omega$ resistor connected between a 5V source and the AO pin.


TYPICAL PERFORMANCE CHARACTERISTICS

















TYPICAL PERFORMANCE CHARACTERISTICS







PIN FUNCTIONS

 I_{LIM} (Pin 1): Connect this pin to V_{IN} for normal use. Where lower current limit is desired, connect a resistor between I_{LIM} and V_{IN} . A 220 Ω resistor will limit the switch current to approximately 400mA.

VIN (Pin 2): Input supply voltage.

SW1 (Pin 3): Collector of power transistor. For step-up mode connect to inductor/diode. For step-down mode connect to V_{IN} .

SW2 (Pin 4): Emitter of power transistor. For step-up mode connect to ground. For step-down mode connect to inductor/diode. This pin must never be allowed to go more than a Schottky diode drop below ground.


GND (Pin 5): Ground.

AO (Pin 6): Auxiliary Gain Block (GB) output. Open collector, can sink $100\mu A$.

SET (Pin 7): GB input. GB is an op amp with positive input connected to SET pin and negative input connected to 1.245V reference.

FB/SENSE (Pin 8): On the LT1173 (adjustable) this pin goes to the comparator input. On the LT1173-5 and LT1173-12, this pin goes to the internal application resistor that sets output voltage.

BLOCK DIAGRAMS



LT1173 OPERATION

The LT1173 is a gated oscillator switcher. This type architecture has very low supply current because the switch is cycled only when the feedback pin voltage drops below the reference voltage. Circuit operation can best be understood by referring to the LT1173 block diagram. Comparator A1 compares the feedback pin voltage with the 1.245V reference voltage. When feedback drops below 1.245V, A1 switches on the 24kHz oscillator. The driver amplifier boosts the signal level to drive the output NPN power switch. An adaptive base drive circuit senses switch current and provides just enough base drive to ensure switch saturation without overdriving the switch, resulting in higher efficiency. The switch cycling action raises the output voltage and feedback pin voltage. When the feedback voltage is sufficient to trip A1, the oscillator is gated off. A small amount of hysteresis built into A1 ensures loop stability without external frequency compensation. When the comparator is low the oscillator and all high current circuitry is turned off, lowering device quiescent current to just 110µA, for the reference, A1 and A2.

The oscillator is set internally for $23\mu s$ ON time and $19\mu s$ OFF time, optimizing the device for circuits where V_{OUT} and V_{IN} differ by roughly a factor of 2. Examples include a 3V to 5V step-up converter or a 9V to 5V step-down converter.

A2 is a versatile gain block that can serve as a low battery detector, a linear post regulator, or drive an under voltage lockout circuit. The negative input of A2 is internally connected to the 1.245V reference. A resistor divider from V_{IN} to GND, with the mid-point connected to the SET pin provides the trip voltage in a low battery detector application. The gain block output (A0) can sink $100\mu A$ (use a 47k resistor pull-up to +5V). This line can signal a microcontroller that the battery voltage has dropped below the preset level.

A resistor connected between the I_{LIM} pin and V_{IN} sets maximum switch current. When the switch current exceeds the set value, the switch cycle is prematurely terminated. If current limit is not used, I_{LIM} should be tied directly to V_{IN} . Propagation delay through the current limit circuitry is approximately $2\mu s$.

In step-up mode the switch emitter (SW2) is connected to ground and the switch collector (SW1) drives the inductor; in step-down mode the collector is connected to V_{IN} and the emitter drives the inductor.

The LT1173-5 and LT1173-12 are functionally identical to the LT1173. The -5 and -12 versions have on-chip voltage setting resistors for fixed 5V or 12V outputs. Pin 8 on the fixed versions should be connected to the output. No external resistors are needed.

APPLICATIONS INFORMATION

Measuring Input Current at Zero or Light Load

Obtaining meaningful numbers for quiescent current and efficiency at low output current involves understanding how the LT1173 operates. At very low or zero load current, the device is idling for seconds at a time. When the output voltage falls enough to trip the comparator, the power switch comes on for a few cycles until the output voltage rises sufficiently to overcome the comparator hysteresis. When the power switch is on, inductor current builds up to hundreds of milliamperes. Ordinary digital multimeters are not capable of measuring average current because of bandwidth and dynamic range limitations. A different

approach is required to measure the 100 μ A off-state and 500mA on-state currents of the circuit.

Quiescent current can be accurately measured using the circuit in Figure 1. V_{SET} is set to the input voltage of the LT1173. The circuit must be "booted" by shorting V2 to V_{SET} . After the LT1173 output voltage has settled, disconnect the short. Input voltage is V2, and average input current can be calculated by this formula:

$$I_{1N} = \frac{V2 - V1}{100\Omega} \tag{01}$$




Figure 1. Test Circuit Measures No Load Quiescent Current of LT1073 Converter

Inductor Selection

A DC-DC converter operates by storing energy as magnetic flux in an inductor core, and then switching this energy into the load. Since it is flux, not charge, that is stored, the output voltage can be higher, lower, or opposite in polarity to the input voltage by choosing an appropriate switching topology. To operate as an efficient energy transfer element, the inductor must fulfill three requirements. First, the inductance must be low enough for the inductor to store adequate energy under the worst case condition of minimum input voltage and switch ON time. The inductance must also be high enough so that maximum current ratings of the LT1173 and inductor are not exceeded at the other worst case condition of maximum input voltage and ON time. Additionally, the inductor core must be able to store the required flux; i.e., it must not saturate. At power levels generally encountered with LT1173 based designs, small axial leaded units with saturation current ratings in the 300mA to 1A range (depending on application) are adequate. Lastly, the inductor must have sufficiently low DC resistance so that excessive power is not lost as heat in the windings. An additional consideration is Electro-Magnetic Interference (EMI). Toroid and pot core type inductors are recommended in applications where EMI must be kept to a minimum; for example, where there are sensitive analog circuitry or transducers nearby. Rod core types are a less expensive choice where EMI is not a problem.

Specifying a proper inductor for an application requires first establishing minimum and maximum input voltage, output voltage, and output current. In a step-up converter,

the inductive events add to the input voltage to produce the output voltage. Power required from the inductor is determined by

$$P_L = (V_{OUT} + V_D - V_{IN}) (I_{OUT})$$
 (02)

where V_D is the diode drop (0.5V for a 1N5818 Schottky). Energy required by the inductor per cycle must be equal or greater than

in order for the converter to regulate the output.

When the switch is closed, current in the inductor builds according to

$$I_{L}(t) = \frac{V_{IN}}{R'} \left(1 - e^{\frac{-R't}{L}} \right) \tag{04}$$

where R' is the sum of the switch equivalent resistance (0.8 Ω typical at 25°C) and the inductor DC resistance. When the drop across the switch is small compared to V_{IN}, the simple lossless equation

$$I_{L}(t) = \frac{V_{IN}}{I}t \tag{05}$$

can be used. These equations assume that at t=0, inductor current is zero. This situation is called "discontinuous mode operation" in switching regulator parlance. Setting "t" to the switch ON time from the LT1173 specification table (typically 23 μ s) will yield i $_{PEAK}$ for a specific "L" and V_{IN} . Once i $_{PEAK}$ is known, energy in the inductor at the end of the switch ON time can be calculated as

$$E_{L} = \frac{1}{2} Li_{PEAK}^{2}$$
 (06)

 E_L must be greater than P_L/F_{OSC} for the converter to deliver the required power. For best efficiency i_{PEAK} should be kept to 1A or less. Higher switch currents will cause excessive drop across the switch resulting in reduced efficiency. In general, switch current should be held to as low a value as possible in order to keep switch, diode and inductor losses at a minimum.



As an example, suppose 9V at 50mA is to be generated from a 3V input. Recalling Equation 02,

$$P_1 = (9V + 0.5V - 3V) (50mA) = 325mW.$$
 (07)

Energy required from the inductor is

$$\frac{P_L}{F_{OSC}} = \frac{325 \text{mW}}{24 \text{kHz}} = 13.5 \mu \text{J}. \tag{08}$$

Picking an inductor value of $100\mu H$ with 0.2Ω DCR results in a peak switch current of

$$i_{PEAK} = \frac{3V}{1\Omega} \left(1 - e^{\frac{-1\Omega \cdot e23\mu s}{100\mu H}} \right) = 616mA.$$
 (09)

Substituting i_{PEAK} into Equation 04 results in

$$E_L = \frac{1}{2} (100 \mu H) (0.616 A)^2 = 19.0 \mu J.$$
 (10)

Since $19\mu J > 13.5\mu J$ the $100\mu H$ inductor will work. This trial-and-error approach can be used to select the optimum inductor. Keep in mind the switch current maximum rating of 1.5A. If the calculated peak current exceeds this, consider using the LT1073. The 70% duty cycle of the LT1073 allows more energy per cycle to be stored in the inductor, resulting in more output power.

An inductor's energy storage capability is proportional to its physical size. If the size of the inductor is too large for a particular application, considerable size reduction is possible by using the LT1111. This device is pin compatible with the LT1173 but has a 72kHz oscillator, thereby reducing inductor and capacitor size requirements by a factor of three.

For both positive-to-negative (Figure 7) and negative-to-positive configurations (Figure 8), all the output power must be generated by the inductor. In these cases

$$P_{L} = (|V_{OUT}| + V_{D}) (I_{OUT}).$$
 (11)

In the positive-to-negative case, switch drop can be modeled as a 0.75V voltage source in series with a 0.65 Ω resistor so that


$$V_L = V_{IN} - 0.75V - I_L (0.65\Omega).$$
 (12)


In the negative-to-positive case, the switch saturates and the 0.8Ω switch ON resistance value given for Equation 04 can be used. In both cases inductor design proceeds from Equation 03.

The step-down case is different than the preceeding three in that the inductor current flows through the load in a step-down topology (Figure 6). Current through the switch should be limited to ~650mA in step-down mode. This can be accomplished by using the I_{LIM} pin. With input voltages in the range of 12V to 25V, a 5V output at 300mA can be generated with a 220 μ H inductor and 100 Ω resistor in series with the I_{LIM} pin. With a 20V to 30V input range, a 470 μ H inductor should be used along with the 100 Ω resistor.

Capacitor Selection

Selecting the right output capacitor is almost as important as selecting the right inductor. A poor choice for a filter capacitor can result in poor efficiency and/or high output ripple. Ordinary aluminum electrolytics, while inexpensive and readily available, may have unacceptably poor equivalent series resistance (ESR) and ESL (inductance). There are low-ESR aluminum capacitors on the market specifically designed for switch mode DC-DC converters which work much better than general-purpose units. Tantalum capacitors provide still better performance at more expense. We recommend OS-CON capacitors from Sanyo Corporation (San Diego, CA). These units are physically quite small and have extremely low ESR. To illustrate, Figures 2, 3, and 4 show the output voltage of an LT1173 based converter with three 100µF capacitors. The peak switch current is 500mA in all cases. Figure 2 shows a Sprague 501D, 25V aluminum capacitor. V_{OUT} jumps by over 120mV when the switch turns off, followed by a drop in voltage as the inductor dumps into the capacitor. This works out to be an ESR of over 240m Ω . Figure 3 shows the same circuit, but with a Sprague 150D, 20V tantalum capacitor replacing the aluminum unit. Output jump is now about 35mV, corresponding to an ESR of $70m\Omega$. Figure 4 shows the circuit with a 16V OS-CON unit. ESR is now only $20m\Omega$.








Figure 2. Aluminum

Figure 3. Tantalum

Figure 4. OS-CON

In very low power applications where every microampere is important, leakage current of the capacitor must be considered. The OS-CON units do have leakage current in the $5\mu A$ to $10\mu A$ range. If the load is also in the microampere range, a leaky capacitor will noticeably decrease efficiency. In this type application tantalum capacitors are the best choice, with typical leakage currents in the $1\mu A$ to $5\mu A$ range.

Diode Selection

Speed, forward drop, and leakage current are the three main considerations in selecting a catch diode for LT1173 converters. General purpose rectifiers such as the 1N4001 are unsuitable for use in any switching regulator application. Although they are rated at 1A, the switching time of a 1N4001 is in the 10µs-50µs range. At best, efficiency will be severely compromised when these diodes are used; at worst, the circuit may not work at all. Most LT1173 circuits will be well served by a 1N5818 Schottky diode. The combination of 500mV forward drop at 1A current, fast turn ON and turn OFF time, and 4µA to 10µA leakage current fit nicely with LT1173 requirements. At peak switch currents of 100mA or less, a 1N4148 signal diode may be used. This diode has leakage current in the 1nA-5nA range at 25°C and lower cost than a 1N5818. (You can also use them to get your circuit up and running, but beware of destroying the diode at 1A switch currents.) In situations where the load is intermittent and the LT1173 is idling most of the time, battery life can sometimes be extended by using a silicon diode such as the 1N4933. which can handle 1A but has leakage current of less than 1µA. Efficiency will decrease somewhat compared to a 1N5818 while delivering power, but the lower idle current may be more important.

Step-Up (Boost Mode) Operation

A step-up DC-DC converter delivers an output voltage higher than the input voltage. Step-up converters are *not* short circuit protected since there is a DC path from input to output.

The usual step-up configuration for the LT1173 is shown in Figure 5. The LT1173 first pulls SW1 low causing $V_{\text{IN}} - V_{\text{CESAT}}$ to appear across L1. A current then builds up in L1. At the end of the switch ON time the current in L1 is 1:




Figure 5. Step-Up Mode Hookup. Refer to Table 1 for Component Values

Immediately after switch turn off, the SW1 voltage pin starts to rise because current cannot instantaneously stop flowing in L1. When the voltage reaches $V_{OUT} + V_D$, the inductor current flows through D1 into C1, increasing V_{OUT} . This action is repeated as needed by the LT1173 to

Note 1: This simple expression neglects the effect of switch and coil resistance. This is taken into account in the "Inductor Selection" section.

keep V_{FB} at the internal reference voltage of 1.245V. R1 and R2 set the output voltage according to the formula

$$V_{OUT} = \left(1 + \frac{R2}{R1}\right) (1.245V). \tag{14}$$

Step-Down (Buck Mode) Operation

A step-down DC-DC converter converts a higher voltage to a lower voltage. The usual hookup for an LT1173 based step-down converter is shown in Figure 6.




Figure 6. Step-Down Mode Hookup

When the switch turns on, SW2 pulls up to $V_{IN}-V_{SW}$. This puts a voltage across L1 equal to $V_{IN}-V_{SW}-V_{OUT}$, causing a current to build up in L1. At the end of the switch ON time, the current in L1 is equal to

$$i_{PEAK} = \frac{V_{IN} - V_{SW} - V_{OUT}}{I} t_{ON}.$$
 (15)

When the switch turns off, the SW2 pin falls rapidly and actually goes below ground. D1 turns on when SW2 reaches 0.4V below ground. D1 MUST BE A SCHOTTKY DIODE. The voltage at SW2 must never be allowed to go below -0.5V. A silicon diode such as the 1N4933 will allow SW2 to go to -0.8V, causing potentially destructive power dissipation inside the LT1173. Output voltage is determined by

$$V_{OUT} = \left(1 + \frac{R2}{R1}\right) (1.245V).$$
 (16)

R3 programs switch current limit. This is especially important in applications where the input varies over a wide range. Without R3, the switch stays on for a fixed time each cycle. Under certain conditions the current in L1 can build up to excessive levels, exceeding the switch rating and/or saturating the inductor. The 100Ω resistor programs the switch to turn off when the current reaches approximately 800mA. When using the LT1173 in stepdown mode, output voltage should be limited to 6.2V or less. Higher output voltages can be accommodated by inserting a 1N5818 diode in series with the SW2 pin (anode connected to SW2).

Inverting Configurations

The LT1173 can be configured as a positive-to-negative converter (Figure 7), or a negative-to-positive converter (Figure 8). In Figure 7, the arrangement is very similar to a step-down, except that the high side of the feedback is referred to ground. This level shifts the output negative. As in the step-down mode, D1 must be a Schottky diode, and $|V_{OUT}|$ should be less than 6.2V. More negative output voltages can be accomodated as in the prior section.




Figure 7. Positive-to-Negative Converter

In Figure 8, the input is negative while the output is positive. In this configuration, the magnitude of the input voltage can be higher or lower than the output voltage. A level shift, provided by the PNP transistor, supplies proper polarity feedback information to the regulator.




Figure 8. Negative-to-Positive Converter

Using the I_{LIM} Pin

The LT1173 switch can be programmed to turn off at a set switch current, a feature not found on competing devices. This enables the input to vary over a wide range without exceeding the maximum switch rating or saturating the inductor. Consider the case where analysis shows the LT1173 must operate at an 800mA peak switch current with a 2.0V input. If $V_{\rm IN}$ rises to 4V, the peak switch current will rise to 1.6A, exceeding the maximum switch current rating. With the proper resistor selected (see the "Maximum Switch Current vs $R_{\rm LIM}$ " characteristic), the switch current will be limited to 800mA, even if the input voltage increases.

Another situation where the I_{LIM} feature is useful occurs when the device goes into continuous mode operation. This occurs in step-up mode when

$$\frac{V_{OUT} + V_{DIODE}}{V_{IN} - V_{SW}} < \frac{1}{1 - DC}.$$
 (17)

When the input and output voltages satisfy this relationship, inductor current does not go to zero during the switch OFF time. When the switch turns on again, the current ramp starts from the non-zero current level in the inductor just prior to switch turn on. As shown in Figure 9, the inductor current increases to a high level before the comparator turns off the oscillator. This high current can cause excessive output ripple and requires oversizing the output capacitor and inductor. With the I_{LIM} feature, however, the switch current turns off at a programmed level as shown in Figure 10, keeping output ripple to a minimum.




Figure 9. No Current Limit Causes Large Inductor Current Build-Up




Figure 10. Current Limit Keeps Inductor Current Under Control

Figure 11 details current limit circuitry. Sense transistor Q1, whose base and emitter are paralleled with power switch Q2, is ratioed such that approximately 0.5% of Q2's collector current flows in Q1's collector. This current is passed through internal 80Ω resistor R1 and out through the I_{LIM} pin. The value of the external resistor connected between I_{LIM} and V_{IN} sets the current limit. When sufficient switch current flows to develop a V_{BE} across R1 + R_{LIM} , Q3 turns on and injects current into the oscillator, turning off the switch. Delay through this circuitry is approximately $2\mu s$. The current trip point becomes less accurate for switch ON times less than $4\mu s$. Resistor values programming switch ON time for $2\mu s$ or less will cause spurious response in the switch circuitry although the device will still maintain output regulation.




Figure 11. LT1173 Current Limit Circuitry

Using the Gain Block

The gain block (GB) on the LT1173 can be used as an error amplifier, low battery detector or linear post regulator. The gain block itself is a very simple PNP input op amp with an open collector NPN output. The negative input of the gain block is tied internally to the 1.245V reference. The positive input comes out on the SET pin.

Arrangement of the gain block as a low battery detector is straightforward. Figure 12 shows hookup. R1 and R2 need only be low enough in value so that the bias current of the SET input does not cause large errors. $100 \text{k}\Omega$ for R2 is adequate. R3 can be added to introduce a small amount of hysteresis. This will cause the gain block to "snap" when the trip point is reached. Values in the 1M-10M range are optimal. The addition of R3 will change the trip point, however.




Figure 12. Setting Low Battery Detector Trip Point

Table 1. Component Selection for Common Converters

INPUT VOLTAGE	OUTPUT VOLTAGE	OUTPUT CURRENT (MIN)	CIRCUIT FIGURE	INDUCTOR VALUE	INDUCTOR Part Number	CAPACITOR VALUE	NOTES
2.0-3.1	5	90mA	5	47μΗ	G GA10-472K, C CTX50-1	100μF	*
2.0-3.1	5	10mA	5	220μΗ	G GA10-223K, C CTX	22μF	ON THE
2.0-3.1	12	50mA	5	47μΗ	G GA10-472K, C CTX50-1	47μF *	
2.0-3.1	12	10mA	5	150μΗ	G GA10-153K 22		
5	12	90mA	5	120μΗ	G GA10-123K 100		
5	12	30mA	5	150μΗ	G GA10-153K	47μF	
5	15	50mA	5	120μΗ	G GA10-123K C CTX100-4 47		
5	30	25mA	5	100μΗ	G GA10-103K, C CTX100-4	100-4 10μF, 50V	
6.5-9.5	5	50mA	6	47μΗ	G GA10-472K, C CTX50-1	100μF **	
12-20	5	300mA	6	220μΗ	G GA20-223K	220μF	**
20-30	5	300mA	6	470μΗ	G GA20-473K	470μF	**
5	-5	75mA	7	100μΗ	G GA10-103K, C CTX100-4	100μF	**
12	-5	250mA	7	470μΗ	G GA40-473K	220μF	**
-5	5	150mA	8	100μΗ	G GA10-103K, C CTX100-4 220μF		
-5	12	75mA	8	100μΗ	G GA10-103K, C CTX100-4	47μF	

G = Gowanda

C = Coiltronics

^{*} Add 68Ω from I_{LIM} to V_{IN}

^{**} Add 100 Ω from I_{LIM} to V_{IN}

Table 2. Inductor Manufacturers


MANUFACTURER	PART NUMBERS		
Gowanda Electronics Corporation 1 Industrial Place Gowanda, NY 14070 716-532-2234	GA10 Series GA40 Series		
Caddell-Burns 258 East Second Street Mineola, NY 11501 516-746-2310	7300 Series 6860 Series		
Coiltronics International 984 S.W. 13th Court Pompano Beach, FL 33069 305-781-8900	Custom Toroids Surface Mount		
Toko America Incorporated 1250 Feehanville Drive Mount Prospect, IL 60056 312-297-0070	Type 8RBS		
Renco Electronics Incorporated 60 Jefryn Boulevard, East Deer Park, NY 11729 800-645-5828	RL1283 RL1284		

Table 3. Capacitor Manufacturers


MANUFACTURER	PART NUMBERS		
Sanyo Video Components 1201 Sanyo Avenue San Diego, CA 92073 619-661-6322	OS-CON Series		
007 Fact Ctate Darlaway	PL Series		
Sprague Electric Company Lower Main Street Sanford, ME 04073 207-324-4140	550D Tantaley		

TYPICAL APPLICATIONS

3V to -22V LCD Bias Generator








+V_{IN} 12V-28V

₹100Ω




+V_{IN} 5V INPUT

≸100Ω

TYPICAL APPLICATIONS


"5 to 5" Step-Up or Step-Down Converter L1* 100μH 1N5818 SI9405DY +5V OUTPUT **₹**56Ω **₹**470k **₹**75k VIN LIM SW1 4 X NICAD OR ALKALINE 470μF SET LT1173 AO 470µF CELLS + **≸**240Ω 470µF **≸**24k V_{IN} = 2.6V TO 7.2V V_{OUT} = 5V AT 100mA *L1 = COILTRONICS CTX100-4 GOWANDA GA20-103K LT1173 • TA23

2V to 5V at 300mA Step-Up Converter with Under Voltage Lockout




TYPICAL APPLICATIONS


Voltage Controlled Positive-to-Negative Converter



mont especies violate filliw select High Power, Low Quiescent Current Step-Down Converter



2 Cell Powered Neon Light Flasher





8A and 10A High Efficiency Switching Regulators

FEATURES

- Wide Input Voltage Range 3.5V-30V
- Low Quiescent Current—7mA
- Internal 8A Switch (10A for LT1270A)
- Very Few External Parts Required
- Self-Protected Against Overloads
- Shutdown Mode Draws Only 100µA Supply Current
- Flyback-Regulated Mode has Fully Floating Outputs
- Comes in Standard 5-Pin Package
- Can be Externally Synchronized (See LT1072 Data Sheet)

APPLICATIONS

- High Efficiency Buck Converter
- PC Power Supply with Multiple Outputs
- Battery Upconverter
- Negative to Positive Converter

USER NOTE:

This data sheet is only intended to provide specifications, graphs, and a general functional description of the LT1270A/LT1270. Application circuits are included to show the capability of the LT1270A/LT1270. A complete design manual (AN-19) should be obtained to assist in developing new designs. This manual contains a comprehensive discussion of both the LT1070 and the external components used with it, as well as complete formulas for calculating the values of these components. The manual can also be used for the LT1270A/LT1270 by factoring in the higher switch current rating and higher operating frequency


DESCRIPTION

The LT1270 and LT1270A are monolithic high power switching regulators. Identical to the popular LT1070, except for switching frequency (60kHz) and higher switch current, they can be operated in all standard switching configurations including buck, boost, flyback, and inverting. A high current, high efficiency switch is included on the die along with all oscillator, control, and protection circuitry. Integration of all functions allows the LT1270A/ LT1270 to be built in a standard TO-220 power package. This makes it extremely easy to use and provides "bust proof" operation similar to that obtained with 3-pin linear regulators.


The LT1270A/LT1270 operates with supply voltages from 3.5V to 30V, and draws only 7mA quiescent current. By utilizing current-mode switching techniques, it provides excellent AC and DC load and line regulation.

The LT1270A/LT1270 uses adaptive anti-sat switch drive to allow very wide ranging load currents with no loss in efficiency. An externally activated shutdown mode reduces total supply current to 100µA typical for standby operation.

High Efficiency Buck Converter




Maximum Output Power*



OUTPUT POWER = (7.5A) (V_{OUT}) +TRANSFORMER TURNS RATIO MUST BE OPTIMUM TO ACHIEVE FULL POWER.

ABSOLUTE MAXIMUM RATINGS PACKAGE/ORDER INFORMATION

Supply Voltage
LT1270A/7030V
Switch Output Voltage LT1270A/7060V
Feedback Pin Voltage (Transient, 1ms)±15V
Operating Junction Temperature Range
LT1270AC/LT1270C (Oper.)0°C to +125°C
LT1270AC/LT1270C (Short Ckt.)0°C to +140°C
Storage Temperature Range 65°C to +150°C
Lead Temperature (Soldering, 10 sec.)300°C



ELECTRICAL CHARACTERISTICS $v_{\text{IN}} = 15 \text{V}, \ v_{\text{C}} = 0.5 \text{V}, \ v_{\text{FB}} = v_{\text{REF}}, \text{ switch pin open, unless otherwise noted.}$

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{REF}	Reference Voltage	Measured at Feedback Pin V _C = 0.8V	≥ VE	1.224 1.214	1.244 1.244	1.264 1.274	V
I _B	Feedback Input Current	V _{FB} = V _{REF}	•	Lift extil nevo vice	350	750 1100	nA nA
gm	Error Amplifier Transconductance	$\Delta I_C = \pm 25 \mu A$	•	3000 2400	4400	6000 7000	μmho μmho
	Error Amplifier Source or Sink Current	V _C = 1.5V	•	150 120	200	350 400	μA μA
	Error Amplifier Clamp Voltage	Hi Clamp, V _{FB} = 1V Lo Clamp, V _{FB} = 1.5V		1.8 0.25	0.38	2.3 0.52	V
	Reference Voltage Line Regulation	$3V \le V_{IN} \le V_{MAX,} V_C = 0.8V$	•		areter to t	0.03	%/V
A _V	Error Amplifier Voltage Gain	$0.9V \le V_{C} \le 1.4V$	1	500	800	HOW JIM	V/V
	Minimum Input Voltage		•		2.8	3.0	V
Iq	Supply Current	$3V \le V_{IN} \le V_{MAX}, V_C = 0.6V$			7	10	mA
	Control Pin Threshold	Duty Cycle = 0	913	0.8 0.6	0.9	1.08 1.25	V
	Normal/Flyback Threshold on Feedback Pin	N 3		0.4	0.45	0.54	V
V _{FB}	Flyback Reference Voltage	I _{FB} = 50μA	•	15 14	16.3	17.6 18	V
V _{FB}	Change in Flyback Reference Voltage	$0.05 \le I_{FB} \le 1 \text{ mA}$		4.5	6.8	8.5	V
	Flyback Reference Voltage Line Regulation	$I_{FB} = 50\mu A$ $3V \le V_{IN} \le V_{MAX}$			0.01	0.03	%N
	Flyback Amplifier Transconductance (gm)	$\Delta I_C = \pm 10 \mu A$		150	300	650	μmho
	Flyback Amplifier Source and Sink Current	$V_C = 0.6V$ Source $I_{FB} = 50\mu A$ Sink	•	15 25	32 40	70 70	μΑ μΑ
BV	Output Switch Breakdown Voltage	$3V \le V_{IN} \le V_{MAX}$ LT1270A/LT1270 $I_{SW} = 5mA$	•	60	75		V

ELECTRICAL CHARACTERISTICS $v_{\text{IN}} = 15 \text{V}, \ v_{\text{C}} = 0.5 \text{V}, \ v_{\text{FB}} = v_{\text{REF}}, \text{ switch pin open, unless otherwise noted.}$

SYMBOL	PARAMETER	CONDITIONS			MIN	TYP	MAX	UNITS
V _{SAT}	Output Switch ON Resistance (Note 1, 3)	$T_J \le 100$ °C $T_J \le 125$ °C	V08	X 1 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4		0.12	0.18 0.22	Ω
73	Control Voltage to Switch Current Transconductance		V00		again at the entire of	12	4770	AV
I _{LIM}	Switch Current Limit (LT1270) (Note 3)	Duty Cycle = 50% Duty Cycle = 80%	$T_J \le 100^{\circ}C$ $T_J \le 100^{\circ}C$	•	8	nperature	16 14	A
I _{LIM}	Switch Current Limit (LT1270A) (Note 3)	Duty Cycle = 50% Duty Cycle = 80%	$T_J \le 100^{\circ}C$ $T_J \le 100^{\circ}C$		10 7.5	(Oper.) . (Short C	16 14	A
ΔI _{IN} ΔI _{SW}	Supply Current Increase During Switch ON Time	WE T	1+150°C	ol Ori	3 sec.)	25	40	mA/A
f	Switching Frequency				50 50	60	70 70	kHz kHz
DC (max)	Maximum Switch Duty Cycle				80	92	95	%
.balen sai	Flyback Sense Delay Time	$V_G = 0.6V$, $V_{FS} = V_{KS}$	Not = MY d	1111		1.5	JUNIT	μs
STEELS	Shutdown Mode Supply Current	$3V \le V_{IN} \le V_{MAX}, V$	_C = 0.05V	HING		100	400	μА
V	Shutdown Mode Threshold Voltage	$3V \leq V_{IN} \leq V_{MAX}$	Assolves to be		100 50	150	250 300	mV mV

The ● denotes the specifications which apply over the full operating temperature range.


Note 1: Measured with V_C in hi clamp, $V_{FB} = 0.8V$.


Note 2: For duty cycles (DC) between 50% and 80%, minimum

guaranteed switch current is given by I $_{LIM}$ = 6.67 (1.7 - DC) for the LT1270 and I $_{LIM}$ = 8.33 (1.7 - DC) for the LT1270A.

Note 3: Minimum current limit is reduced by 0.5A at 125°C. 100°C test limits are guaranteed by correlation to 125°C tests.

TYPICAL PERFORMANCE CHARACTERISTICS







4

TYPICAL APPLICATIONS


Boost Converter (5V to 12V)


Negative to Positive Buck-Boost Converter





Negative Buck Converter








SECTION 5—INTERFACE

5



SECTION 5—INTERFACE

INDEX	5-2
SELECTION GUIDES	5-3
PROPRIETARY PRODUCTS	
LTC485, Low Power RS485 Interface Transceiver	5-6
LTC486, Quad Low Power RS485 Driver	5-16
LTC487, Quad Low Power RS485 Driver	5-24
LTC488, Quad RS485 Line Receiver	13-3
LTC489, Quad RS485 Line Receiver	13-12
LTC490, Low Power RS485 Interface Transceiver	5-32
LTC491, Low Power RS485 Interface Transceiver	5-40
LT1137A, Advanced Low Power 5V RS232 Transceiver with Small Capacitors	13-52
LT1237, 5V RS232 Transceiver with Advanced Power Management and One Receiver Ac	tive in SHUTDOWN13-76
LT1330, 5V RS232 Transceiver with 3V Logic Interface and One Receiver Active in SHUT	TDOWN13-99
LTC1485, High Speed RS485 Interface Transceiver	13-103





RS232 & RS422 INTERFACE SOLUTIONS

RS232 Family Features

- · Absolutely No Latch Up
- CMOS Comparable Low Power (80mW)
- . Operates From a Single 5V Supply
- Operates Over 64K Baud
- Outputs Can be Forced to ±30V Without Damage
- Three State RS232 and TTL Outputs When Off
- Only Needs 1µF Capacitors
- Easy PC Board Layout (Flow Through Pinout)
- 1µA Supply Current in Shutdown Mode
- SOIC Available

RS485 Family Features

- Ultra Low Power
- CMOS Schottky Process
- Designed for RS485 and RS422 Applications
- Three State RS485 Outputs When Shutdown
- · Power Up/Down Glitch Free Outputs
- 10MB Operation (LTC486-489, LTC1485)
- Industry Standard Pinouts
- SOIC Available


RS232 Interface


Drivers	Receivers	Supplies Required	Shutdown/ RS232 and TTL Three- State Outputs	Fault Tolerant to ±25V	Req'd Charge Pump Cap Size	Comments	Part Number
4	0	±12 V	Yes	Yes	N/A	Low Pwr 1488 Upgrade	LT1030
4	0	±12 V	Yes	Yes	N/A	Low Pwr 1488 Upgrade Also supports RS423	LT1032
3	3	+5V, ±12 V	Yes	Yes	N/A	One Receiver Active in Shutdown	LT1039
3	3	+5V, ±12 V	No	Yes	N/A	Rugged MC145406 Replacement	LT1039-16
2	2	+5V	Yes	Yes	1µF	General Purpose Interface	LT1080
2	2	+5V	No	Yes	1µF	Rugged MAX232 Replacement	LT1081
5	5	+5V	No	Yes	1µF	Synchronous Communications	LT1130
5	4	+5V	Yes	Yes	1µF	Synchronous Modem/DCE Interface	LT1131
5	3	+5V	No	Yes	1µF	Modem/DCE Interface	LT1132
3	5	+5V	No	Yes	0.1µF	PC/DTE Interface	LT1133
4	4	+5V	No	Yes	1µF	5V only 1488/1489 Replacement	LT1134
5	3	+5V, ±12 V	No	Yes	N/A	Modem/DCE Interface	LT1135
4	5	+5V	Yes	Yes	1µF	Synchronous PC/DTE Interface	LT1136
3	5	+5V	Yes	Yes	0.1µF	PC/ DTE Interface	LT1137
5	3	+5V	Yes	Yes	1µF	Modem/ DCE Interface	LT1138
4	4	+5V, ±12 V	Yes	Yes	1µF	1488/1489 Replacement	LT1139
5	3	+5V, ±12 V	Yes	Yes	N/A	Modem/ DCE Interface	LT1140
3	5	+5V, ±12 V	Yes	Yes	N/A	PC/ DTE Interface	LT1141
2	2	+5V	Yes	Yes	0.1µF	Ideal For Surface Mount	LT1180
2	2	+5V	No	Yes	0.1μF	Ideal For Surface Mount	LT1181
2	2	+5V	Yes	Yes	1µF	Low Power LT1080	LT1280
2	2	+5V	No	Yes	1µF	Low Power LT1081	LT1281


RS485/RS422 Interface

Drivers	Receivers	Supplies Required	Max Data Rate	Max Supply Current	Industry Standard Pinout	Comments	Part Number
180	5 m 15 m	+5V	2.5MB	500μΑ	75176	Half Duplex 2 Wire RS485	LTC485
4	0	+5V	10MB	150μΑ	75172	Good For V.35 Interface	LTC486
4	0	+5V	10MB	150μΑ	75174	Good For V.35 Interface	LTC487
0	4	+5V	10MB	10mA	75173	Good For V.35 Interface	LTC488
0	4	+5V	10MB	10mA	75175	Good For V.35 Interface	LTC489
le that	avele e	+5V	2.5MB	500µA	75179	Full Duplex 4 Wire RS485	LTC490
1	1	+5V	2.5MB	500μΑ	75ALS180	Full Duplex 4 Wire RS485	LTC491
1	1	+5V	10MB	3.5mA	75ALS176B	High Speed / Half Duplex	LTC1485










Typical Interconnection Schemes





Low Power RS485 Interface Transceiver

FEATURES

- Low Power: I_{CC} = 300μA Typ
- Designed for RS485 Interface Applications
- Single +5V Supply
- -7V to +12V Bus Common Mode Range Permits ±7V Ground Difference Between Devices on the Bus
- Thermal Shutdown Protection
- Power Up/Down Glitch-Free Driver Outputs Permit Live Insertion or Removal of Transceiver
- Driver Maintains High Impedance in Three-State or With the Power Off
- Combined Impedance of a Driver Output and Receiver Allows Up to 32 Transceivers on the Bus
- 70mV Typical Input Hysteresis
- 30ns Typical Driver Propagation Delays with 5ns Skew
- Pin Compatible with the SN75176A, DS75176A and µA96176

APPLICATIONS

- Low Power RS485/RS422 Transceiver
- Level Translator

DESCRIPTION

The LTC485 is a low power differential bus/line transceiver designed for multipoint data transmission standard RS485 applications with extended common mode range (+ 12V to – 7V). It also meets the requirements of RS422.


The CMOS design offers significant power savings over its bipolar counterpart without sacrificing ruggedness against overload of ESD damage.


The driver and receiver feature three-state outputs, with the driver outputs maintaining high impedance over the entire common mode range. Excessive power dissipation caused by bus contention or faults is prevented by a thermal shutdown circuit which forces the driver outputs into a high impedance state.

The receiver has a fail safe feature which guarantees a high output state when the inputs are left open.

The LTC485 is fully specified over the commercial and extended industrial temperature range.

TYPICAL APPLICATION






(Note 1)

Supply Voltage (V _{CC})	12V
Control Input Voltages	
Driver Input Voltage	
Driver Output Voltages	
Receiver Input Voltages	
Receiver Output Voltage	-0.5V to V _{CC} + 0.5V
Operating Temperature Range	
LTC485I	$40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85^{\circ}\text{C}$
LTC485C	$0^{\circ}C \leq T_A \leq 70^{\circ}C$
LTC485M 5	$55^{\circ}\text{C} \le \text{T}_{\text{A}} \le 125^{\circ}\text{C}$

ABSOLUTE MAXIMUM RATINGS PACKAGE/ORDER INFORMATION



DC ELECTRICAL CHARACTERISTICS V_{CC} = 5V ± 5% (Notes 2 and 3)

SYMBOL	PARAMETER	CONDI	TIONS		LTC MIN	485C, LTC485I TYP MAX	UNITS
V _{OD1}	Differential Driver Output Voltage (Unloaded)	I ₀ = 0	gnitessocial	•	o ylaga./igi	dwenollant 5	V
V _{OD2}	Differential Driver Output Voltage	$R = 50\Omega$; (RS422)	nod which the safety	•	2	alituri montacelit idelos	V
	(with Load)	$R = 27\Omega$; (RS485),	Figure 1	•	1.5	5	seiven stil
ΔV _{OD}	Change in Magnitude of Driver Differential Output Voltage for Complementary Output States	$R = 27\Omega$ or $R = 50\Omega$, Figure 1	•	0.2		V
V _{oc}	Driver Common Mode Output Voltage	$R = 27\Omega$ or $R = 50\Omega$, Figure 1	•		3	V
Δ V _{OC}	Change in Magnitude of Driver Common Mode Output Voltage for Complementary Output States	$R = 27\Omega$ or $R = 50\Omega$, Figure 1	•		0.2	V
V _{IH}	Input High Voltage	DE, DI, RE		•	2.0		V
VIL	Input Low Voltage	DE, DI, RE		•		0.8	V
I _{IN1}	Input Current	DE, DI, RE		•	.5	±2	μА
I _{IN2}	Input Current (A, B)	DE = 0, V _{CC} = 0	V _{IN} = 12V	•	7	+1.0	mA
		or 5.25	$V_{IN} = -7V$	•		-0.8	
V _{TH}	Differential Input Threshold Voltage for Receiver	-7V≤V _{CM} ≤+12	V	•	-0.2	+0.2	V
ΔV_{TH}	Receiver Input Hysteresis	V _{CM} = 0V		•	or the spens	70	mV
V _{OH}	Receiver Output High Voltage	$I_0 = -4mA$, $V_{ID} =$	+ 200mV	•	3.5		V
V _{OL}	Receiver Output Low Voltage	$I_0 = +4mA, V_{ID} =$	– 200mV	•		0.4	V
I _{OZR}	Three-State (High Impedance) Output Current at Receiver	V _{CC} = Max, 0.4 ≤ V	₀ ≤2.4	•	100	±1	μΑ
R _{IN}	Receiver Input Resistance	$-7V \le V_{CM} \le +12$	V	•	12		kΩ
Icc	Supply Current	No Load, Pins 2,	Outputs Enabled	•		500 900	μΑ
	250 KIDW	3, 4 = 0V or 5V	Outputs Disabled	•		300 500	N. J.
I _{OSD1}	Driver Short-Circuit Current, V _{OUT} = HIGH	$-7V \le V_0 \le +12V$		•	35	250	mA
I _{OSD2}	Driver Short-Circuit Current, V _{OUT} = LOW	$-7V \le V_0 \le +10V$		•	35	250	mA
I _{OSR}	Receiver Short-Circuit Current	$0V \leq V_O \leq V_{CC}$	27	•	7	85	mA

SWITCHING CHARACT€RISTICS V_{CC} = 5V ± 5% (Notes 2 and 3)

SYMBOL	PARAMETER MAINTEN	CONDITIONS		LTC MIN	485C, LT	C485I MAX	UNITS
t _{PLH}	Driver Input to Output	$R_{DIFF} = 54\Omega$, $C_{L1} = C_{L2} = 100pF$,	. •	10	30	60	ns
t _{PHL} SIAIAG	Driver Input to Output	(Figures 3 and 5)		10	30	60	Octiver to
t _{SKEW}	Driver Output to Output		•		5	10	Driver Ou
t _R , t _F	Driver Rise or Fall Time		•	3	15	40	Denolused
t _{ZH}	Driver Enable to Output High	C _L = 100pF (Figures 4 and 6) S2 Closed	•	-	40	70	ns
t _{ZL}	Driver Enable to Output Low	C _L = 100pF (Figures 4 and 6) S1 Closed			40	70	ns
t _{LZ}	Driver Disable Time from Low	C _L = 15pF (Figures 4 and 6) S1 Closed	•	A A GILL	40	70	ns
t _{HZ}	Driver Disable Time from High	C _L = 15pF (Figures 4 and 6) S2 Closed	•	99 (AC) - 41 (AC)	40	70	ns
t _{PLH}	Receiver Input to Output	$R_{DIFF} = 54\Omega$, $C_{L1} = C_{L2} = 100pF$,		30	90	200	ns
t _{PHL}	Receiver Input to Output	(Figures 3 and 7)		30	90	200	ns
t _{SKD}	t _{PLH} -t _{PHL} Differential Receiver Skew		•	de relativos	13		ns
t _{ZL}	Receiver Enable to Output Low	C _{RL} = 15pF (Figures 2 and 8) S1 Closed			20	50	ns
t _{ZH}	Receiver Enable to Output High	C _{RL} = 15pF (Figures 2 and 8) S2 Closed	•	48 ST 1	20	50	ns
t _{LZ}	Receiver Disable from Low	C _{RL} = 15pF (Figures 2 and 8) S1 Closed	•	-	20	50	ns
t _{HZ}	Receiver Disable from High	C _{RL} = 15pF (Figures 2 and 8) S2 Closed	•	HITTHAN	20	50	ns

The • denotes specifications which apply over the full operating temperature range.

Note 1: "Absolute Maximum Ratings" are those beyond which the safety of the device cannot be guaranteed.

Note 2: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.

Note 3: All typicals are given for $V_{CC} = 5V$ and $T_A = 25$ °C.

TEST CIRCUITS



Figure 1. Driver DC Test Load




Figure 2. Receiver Timing Test Load




Figure 3. Driver/Receiver Timing Test Circuit




Figure 4. Driver Timing Test Load #2

SWITCHING TIME WAVEFORMS

tzH->




Figure 6. Driver Enable and Disable Times




Figure 8. Receiver Enable and Disable Times

OV

FUNCTION TABLES

PIN FUNCTIONS

LTC485 Transmitting

INPUTS			LINE	OUTPUTS		
RE	DE	DI	CONDITION	В	A	
X	1	1	No Fault	0	1	
Χ	- 1	0	No Fault	1	0	
X	0	X	X	Z	Z	
X	1	X	Fault	Z	Z	


LTC485 Receiving

INPUTS		OUTPUTS	
RE	DE	A – B	R
0	0	≥ + 0.2V	lon Felays
0	0	≤ - 0.2V	0
0	0	Inputs Open	1
1	0	X	Z


PIN #	NAME	DESCRIPTION
10007 = 1	RO	Receiver Output. If the receiver output is enabled (RE low), then if A > B by 200mV, RO will be high. If A < B by 200mV, then RO will be low.
2	RE	Receiver Output Enable. A low enables the receiver output, RO. A high input forces the receiver output into a high impedance state.
3	DE	Driver Outputs Enable. A high on DE enables the driver output. A and B, and the chip will function as a line driver. A low input will force the driver outputs into a high impedance state and the chip will function as a line receiver.
4 evhd 2	DI	Driver Input. If the driver outputs are enabled (DE high), then a low on DI forces the outputs A low and B high. A high on DI with the driver outputs enabled will force A high and B low.
5	GND	Ground Connection.
6	A	Driver Output/Receiver Input.
7	В	Driver Output/Receiver Input.
8	V _{CC}	Positive Supply; 4.75 < V _{CC} < 5.25

TYPICAL PERFORMANCE CHARACTERISTICS


Receiver Output Low Voltage vs




Receiver Output High Voltage vs




Receiver Output High Voltage vs Temperature @I = 8mA




TYPICAL PERFORMANCE CHARACTERISTICS







Driver Differential Output Voltage vs Output Current TA = 25°C




Driver Differential Output Voltage vs Temperature RI = 54Ω




Driver Output Low Voltage vs




Driver Output High Voltage vs




TTL Input Threshold vs




Receiver | tplH - tpHL | vs



Driver Skew vs Temperature



Supply Current vs Temperature





Basic Theory of Operation

Previous RS485 transceivers have been designed using bipolar technology because the common mode range of the device must extend beyond the supplies and the device must be immune to ESD damage and latchup. Unfortunately, the bipolar devices draw a large amount of supply current, which is unacceptable for the numerous applications that require low power consumption. The LTC485 is the first CMOS RS485/RS422 transceiver which features ultra low power consumption without sacrificing ESD and latchup immunity.

The LTC485 uses a proprietary driver output stage, which allows a common mode range that extends beyond the power supplies while virtually eliminating latchup and providing excellent ESD protection. Figure 9 below shows the LTC485 output stage while Figure 10 shows a conventional CMOS output stage.

When the conventional CMOS output stage of Figure 10 enters a high impedance state, both the P-channel (P1) and the N-channel (N1) are turned off. If the output is then driven above V_{CC} or below ground, the P+/N-well diode (D1) or the N+/P-substrate diode (D2) respectively will turn

on and clamp the output to the supply. Thus, the output stage is no longer in a high impedance state and is not able to meet the RS485 common mode range requirement. In addition, the large amount of current flowing through either diode will induce the well known CMOS latchup condition, which could destroy the device.

The LTC485 output stage of Figure 9 eliminates these problems by adding two Schottky diodes, SD3 and SD4. The Schottky diodes are fabricated by a proprietary modification to the standard N-well CMOS process. When the output stage is operating normally, the Schottky diodes are forward biased and have a small voltage drop across them. When the output is in the high impedance state and is driven above V_{CC} or below ground, the parasitic diodes D1 or D2 still turn on, but SD3 or SD4 will reverse bias and prevent current from flowing into the N-well or the substrate. Thus, the high impedance state is maintained even with the output voltage beyond the supplies. With no minority carrier current flowing into the N-well or substrate, latchup is virtually eliminated under power-up or power-down conditions.




Figure 9. LTC485 Output Stage




Figure 10. Conventional CMOS Output Stage



5

APPLICATIONS INFORMATION

The LTC485 output stage will maintain a high impedance state until the breakdown of the N-channel or P-channel is reached when going positive or negative respectively. The output will be clamped to either V_{CC} or ground by a zener voltage plus a Schottky diode drop, but this voltage is way beyond the RS485 operating range. This clamp protects the MOS gates from ESD voltages well over 2000V. Because the ESD injected current in the N-well or substrate consists of majority carriers, latchup is prevented by careful layout techniques.

Propagation Delay

Many digital encoding schemes are dependent upon the difference in the propagation delay times of the driver and the receiver. Using the test circuit of Figure 13, Figures 11 and 12 show the typical LTC485 receiver propagation delay.

The receiver delay times are:

$$|t_{PLH} - t_{PHL}| = 9$$
ns Typ, $V_{CC} = 5V$

The driver skew times are:

Skew =
$$5$$
ns Typ, $V_{CC} = 5V$
10ns Max, $V_{CC} = 5V$, $T_A = -40$ °C to 85 °C




Figure 11. Receiver tphL




Figure 12. Receiver tpl H




Figure 13. Receiver Propagation Delay Test Circuit

LTC485 Line Length vs Data Rate

The maximum line length allowable for the RS422/RS485 standard is 4000 feet.




Figure 14. Line Length Test Circuit

Using the test circuit of Figure 14, Figures 15 and 16 show that with ~20Vp-p common mode noise injected on the line, the LTC485 is able to reconstruct the data stream at the end of 4000 feet of twisted pair wire.




Figure 15. System Common Mode Voltage @19.2kHz




Figure 16. System Differential Voltage @19.2kHz

Figures 17 and 18 show that the LTC485 is able to comfortably drive 4000 feet of wire at 110kHz.




Figure 17. System Common Mode Voltage @110kHz




Figure 18. System Differential Voltage @110kHz

When specifying line length vs maximum data rate the curve in Figure 19 should be used:





Figure 19. Cable Length vs Maximum Data Rate



TYPICAL APPLICATION

Typical RS485 Network



The driver features three-state outputs, with the driver outputs maintaining high impedance over the entire common mode range. Excessive power dissipation caused by bus contention or faults is prevented by a thermal shutdown circuit which forces the driver outputs into a high

Both AC and OC specifications are guaranteed from 0°C to 70°C and over the 4.75V to 5.25V supply voltage range.

■ Driver Maintains High Impedance in Three-State or

28ns Typical Oriver Propagation Delays with 5ns

 Pin Compatible with the SN75172, DS96172, MAS6172, and DS966172.

200000011000

- Low Power RS485/RS422 Driver
 - notstanant leve I a

PPICAL APPLICATION



* APPLIES FORCES GNUIG POLICENTE



Quad Low Power RS485 Driver

FEATURES

- Very Low Power: I_{CC} = 110μA Typ.
- Designed for RS485 or RS422 Applications
- Single +5V Supply
- -7V to +12V Bus Common Mode Range Permits ±7V GND Difference Between Devices on the Bus
- Thermal Shutdown Protection
- Power-Up/Down Glitch-Free Driver Outputs Permit Live Insertion/Removal of Package
- Driver Maintains High Impedance in Three-State or with the Power Off
- 28ns Typical Driver Propagation Delays with 5ns Skew
- Pin Compatible with the SN75172, DS96172, μA96172, and DS96F172

APPLICATIONS

- Low Power RS485/RS422 Drivers
- Level Translator

DESCRIPTION


The LTC486 is a low power differential bus/line driver designed for multipoint data transmission standard RS485 applications with extended common mode range (+12V to -7V). It also meets RS422 requirements.

The CMOS design offers significant power savings over its bipolar counterpart without sacrificing ruggedness against overload or ESD damage.


The driver features three-state outputs, with the driver outputs maintaining high impedance over the entire common mode range. Excessive power dissipation caused by bus contention or faults is prevented by a thermal shutdown circuit which forces the driver outputs into a high impedance state.

Both AC and DC specifications are guaranteed from 0°C to 70°C and over the 4.75V to 5.25V supply voltage range.

TYPICAL APPLICATION



RS485 Cable Length Specification*




* APPLIES FOR 24 GAUGE, POLYETHYLENE DIELECTRIC TWISTED PAIR

ABSOLUTE MAXIMUM RATINGS

(Note 1)

Supply Voltage (V _{CC})	12V
	0.5V to V _{CC} + 0.5V
Driver Input Voltages	0.5V to V _{CC} + 0.5V
Driver Output Voltages	±14V
Control Input Currents	±25mA
Driver Input Currents	±25mA
Operating Temperature Ran	ge0°C to 70°C
Storage Temperature Range	e65°C to 150°C
Lead Temperature (Solderin	ng, 10 sec.)300°C

PACKAGE/ORDER INFORMATION



DC ELECTRICAL CHARACTERISTICS V_{CC} = 5V ±5%, 0°C ≤ Temperature ≤ 70°C (Note 2, 3)

SYMBOL	PARAMETER	CONDITIO	NS TO THE REST	MIN	TYP	MAX	UNITS	
V _{OD1}	Differential Driver Output Voltage (Unloaded)	I ₀ = 0	esabled will for	elicotis :	gwhib add i	5 0	V	
V _{OD2}	Differential Driver Output Voltage (With Load)	$R = 50\Omega$;	(RS422)	2	wol 81	Of and DE	ALOV	
	industry a source for as it is	$R = 27\Omega$;	(RS485) (Figure 1)	1.5		5	V	
V _{OD}	Change in Magnitude of Driver Differential Output Voltage for Complementary Output States	$R = 27\Omega$ or (Figure 1)	r R = 50Ω		ицтио Е те	0.2	V	
Voc	Driver Common Mode Output Voltage	M3			numo 1 18	3	8.190-	
IV _{OC} I	Change in Magnitude of Driver Common Mode Output Voltage for Complementary Output States	d8T 10	eldeT notion	bled. See	utputs ena	0.2	EN (Pin	
V _{IH}	Input High Voltage	DI, EN, EN		2.0	Making St	NATE OF	V	
V _{IL}	Input Low Voltage	200			contran O'no	0.8	V	
I _{IN1}	Input Current			HTRI YE		±2	μА	
Icc	Supply Current	No Load	Output Enabled	3	110	200	μА	
		Output Disabled		110	200			
I _{OSD1}	Driver Short Circuit Current, V _{OUT} = High	$-7V \leq V_0$:	≤ +12V	u oraște	a nugur s	250	mA	
I _{OSD2}	Driver Short Circuit Current, V _{OUT} = Low	$-7V \le V_0$	≤ +12V		VALUE OF THE	250	mA	
loz	High Impedance State Output Current	$V_0 = -7V t$	o 12V		±2	± 200	μА	

SWITCHING CHARACTERISTICS $v_{CC} = 5V \pm 5\%$, $0^{\circ}C \le Temperature \le 70^{\circ}C$ (Note 2, 3)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t _{PLH}	Driver Input to Output	$R_{DIFF} = 54\Omega$, $C_{L1} = C_{L2} = 100pF$	20	28	60	ns
t _{PHL}	Driver Input to Output	(Figures 2, 4)	20	28	60	
tskew	Driver Output to Output			5	15	
t _r , t _f	Driver Rise or Fall Time		5	15	71	
t _{ZH}	Driver Enable to Output High	C _L = 100pF (Figures 3, 5) S2 Closed		35	70	ns
t _{ZL}	Driver Enable to Output Low	C _L = 100pF (Figures 3, 5) S1 Closed		44	75	ns
t _{LZ}	Driver Disable Time from Low	C _L = 15pF (Figures 3, 5) S1 Closed		55	92	ns
t _{HZ}	Driver Disable Time from High	C _L = 15pF (Figures 3, 5) S2 Closed		45	75	ns

Note 1: "Absolute Maximum Ratings" are those beyond which the safety of the device cannot be guaranteed.

pins are negative. All voltages are referenced to device ground unless otherwise specified.

Note 2: All currents into device pins are positive; all currents out of device

Note 3: All typicals are given for V_{CC} = 5V and Temperature = 25°C.



FUNCTION TABLE

INPUT	ENABLES		OUTPUTS	
DI	EN	EN	OUTA	OUTB
Н	Н	X	Н	L
F WAS	Н	X	L	Н
H Sug	X	L	Н	L
L	Χ	L	L	Н
X	L	Н	Z	Z

H: High Level

L: Low Level

X: Irrelevant

Z: High Impedance (Off)

PIN FUNCTIONS

DI1 (Pin 1): Driver 1 input. If Driver 1 is enabled, then a low on DI1 forces the driver outputs DO1A low and DO1B high. A high on DI1 with the driver outputs enabled will force DO1A high and DO1B low.

D01A (Pin 2): Driver 1 output.

D01B (Pin 3): Driver 1 output.

EN (Pin 4): Driver outputs enabled. See Function Table for details.

DO2B (Pin 5): Driver 2 output.

DO2A (Pin 6): Driver 2 output.

DI2 (Pin 7): Driver 2 input. Refer to DI1.

GND (Pin 8): Ground connection.

DI3 (Pin 9): Driver 3 input. Refer to DI1.

DO3A (Pin 10): Driver 3 output.

DO3B (Pin 11): Driver 3 output.

EN (Pin 12): Driver outputs disenabled. See Function Table for details.

DO4B (Pin 13): Driver 4 output.

DO4A (Pin 14): Driver 4 output.

DI4 (Pin 15): Driver 4 input. Refer to DI1.

 V_{CC} (Pin 16): Positive supply; $4.75 < V_{CC} < 5.25$.

TEST CIRCUITS




Figure 1. Driver DC Test Load




Figure 2. Driver Timing Test Circuit






Figure 3. Driver Timing Test Load #2

SWITCHING TIME WAVEFORMS



TYPICAL PERFORMANCE CHARACTERISTICS



50

LTC486 • TPC05

TEMPERATURE (°C)


TEMPERATURE (°C)

LTC486 • TPC04

LTC486 • TPC06

TEMPERATURE (°C)

TYPICAL PERFORMANCE CHARACTERISTICS



APPLICATIONS INFORMATION

Typical Application

A typical connection of the LTC486 is shown in Figure 6. A twisted pair of wires connect up to 32 drivers and receivers for half duplex data transmission. There are no restrictions on where the chips are connected to the wires, and it isn't necessary to have the chips connected at the ends. However, the wires must be terminated only at the ends with a resistor equal to their characteristic impedance, typically $120\Omega.$ The optional shields around the twisted pair help reduce unwanted noise, and are connected to GND at one end.

Thermal Shutdown

The LTC486 has a thermal shutdown feature which protects the part from excessive power dissipation. If the outputs of the driver are accidently shorted to a power supply or low impedance source, up to 250mA can flow through the part. The thermal shutdown circuit disables the driver outputs when the internal temperature reaches 150°C and turns them back on when the temperature cools to 130°C. If the outputs of two or more LTC486 drivers are shorted directly, the driver outputs can not supply enough current to activate the thermal shutdown.




Figure 6. Typical Connection

Thus, the thermal shutdown circuit will not prevent contention faults when two drivers are active on the bus at the same time.

Cable and Data Rate

The transmission line of choice for RS-485 applications is a twisted pair. There are coaxial cables (twinaxial) made for this purpose that contain straight pairs, but these are less flexible, more bulky, and more costly than twisted pairs. Many cable manufacturers offer a broad range of 120Ω cables designed for RS-485 applications.

Losses in a transmission line are a complex combination of DC conductor loss, AC losses (skin effect), leakage, and AC losses in the dielectric. In good polyethylene cables such as the Belden 9841, the conductor losses and dielectric losses are of the same order of magnitude, leading to relatively low overall loss (Figure 7).




Figure 7. Attenuation vs Frequency for Belden 9841

When using low loss cables, Figure 8 can be used as a guideline for choosing the maximum line length for a given data rate. With lower quality PVC cables, the dielectric loss factor can be 1000 times worse. PVC twisted pairs have terrible losses at high data rates (> 100kbs) and greatly reduce the maximum cable length. At low data rates however, they are acceptable and much more economical.




Figure 8. Cable Length vs Data Rate

Cable Termination

The proper termination of the cable is very important. If the cable is not terminated with its characteristic impedance, distorted waveforms will result. In severe cases, distorted (false) data and nulls will occur. A quick look at the output of the driver will tell how well the cable is terminated. It is best to look at a driver connected to the end of the cable, since this eliminates the possibility of getting reflections from two directions. Simply look at the driver output while transmitting square wave data. If the cable is terminated properly, the waveform will look like a square wave (Figure 9).




Figure 9. Termination Effects



If the cable is loaded excessively (47Ω) , the signal initially sees the surge impedance of the cable and jumps to an initial amplitude. The signal travels down the cable and is reflected back out of phase because of the mistermination. When the reflected signal returns to the driver, the amplitude will be lowered. The width of the pedestal is equal to twice the electrical length of the cable (about 1.5ns/foot). If the cable is lightly loaded (470Ω) , the signal reflects in phase and increases the amplitude at the driver output. An input frequency of 30kHz is adequate for tests out to 4000 ft. of cable.

AC Cable Termination

Cable termination resistors are necessary to prevent unwanted reflections, but they consume power. The typical differential output voltage of the driver is 2V when the cable is terminated with two 120Ω resistors, causing 33mA of DC current to flow in the cable when no data is being sent. This DC current is about 220 times greater than the supply current of the LTC486. One way to eliminate the unwanted current is by AC coupling the termination resistors as shown in Figure 10.




Figure 10. AC Coupled Termination

The coupling capacitor must allow high-frequency energy to flow to the termination, but block DC and low frequencies. The dividing line between high and low frequency depends on the length of the cable. The coupling capacitor must pass frequencies above the point where the line represents an electrical one-tenth wavelength. The value of the coupling capacitor should therefore be set at 16.3pF per foot of cable length for 120Ω cables. With the coupling capacitors in place, power is consumed only on the signal edges, and not when the driver output is idling at a 1 or 0 state. A 100nF capacitor is adequate for lines up to 4000 feet in length. Be aware that the power savings start to decrease once the data rate surpasses $1/(120\Omega \times C)$.

Receiver Open-Circuit Fail-Safe

Some data encoding schemes require that the output of the receiver maintains a known state (usually a logic 1) when the data is finished transmitting and all drivers on the line are forced into three-state. All LTC RS485 receivers have a fail-safe feature which guarantees the output to be in a logic 1 state when the receiver inputs are left floating (open-circuit). However, when the cable is terminated with 120Ω , the differential inputs to the receiver are shorted together, not left floating. Because the receiver has about 70mV of hysteresis, the receiver output will maintain the last data bit received.

If the receiver output must be forced to a known state, the circuits of Figure 11 can be used.




Figure 11. Forcing 'O' When All Drivers Are Off

The termination resistors are used to generate a DC bias which forces the receiver output to a known state, in this case a logic 0. The first method consumes about 208mW and the second about 8mW. The lowest power solution is to use an AC termination with a pull-up resistor. Simply swap the receiver inputs for data protocols ending in logic 1.

Fault Protection

All of LTC's RS-485 products are protected against ESD transients up to 2kV using the human body model (100pF, 1.5k Ω). However, some applications need more protection. The best protection method is to connect a bidirectional TransZorb from each line side pin to ground (Figure 12).

A TransZorb is a silicon transient voltage suppressor that has exceptional surge handling capabilities, fast response time, and low series resistance. They are available from General Semiconductor Industries and come in a variety of breakdown voltages and prices. Be sure to pick a break-

down voltage higher than the common mode voltage required for your application (typically 12V). Also, don't forget to check how much the added parasitic capacitance will load down the bus.





Figure 12. ESD Protection with TransZorbs

TYPICAL APPLICATION

RS232 to RS485 Level Translator with Hysteresis





Quad Low Power RS485 Driver

FEATURES

- Very Low Power: I_{CC} = 110μA Typ.
- Designed for RS485 or RS422 Applications
- Single +5V Supply
- -7V to +12V Bus Common Mode Range Permits ±7V GND Difference Between Devices on the Bus
- Thermal Shutdown Protection
- Power-Up/Down Glitch-Free Driver Outputs Permit Live Insertion/Removal of Package
- Driver Maintains High Impedance in Three-State or with the Power Off
- 28ns Typical Driver Propagation Delays with 5ns Skew
- Pin Compatible with the SN75174, DS96174, uA96174, and DS96F174

APPLICATIONS

- Low Power RS485/RS422 Drivers
- Level Translator

DESCRIPTION


The LTC487 is a low power differential bus/line driver designed for multipoint data transmission standard RS485 applications with extended common mode range (+12V to -7V). It also meets RS422 requirements.

The CMOS design offers significant power savings over its bipolar counterpart without sacrificing ruggedness against overload or ESD damage.


The driver features three-state outputs, with the driver outputs maintaining high impedance over the entire common mode range. Excessive power dissipation caused by bus contention or faults is prevented by a thermal shutdown circuit which forces the driver outputs into a high impedance state.

Both AC and DC specifications are guaranteed from 0°C to 70°C and over the 4.75V to 5.25V supply voltage range.

TYPICAL APPLICATION



RS485 Cable Length Specification*




* APPLIES FOR 24 GAUGE, POLYETHYLENE DIELECTRIC TWISTED PAIR

ABSOLUTE MAXIMUM RATINGS

(Note 1)

Supply Voltage (V _{CC})	12V
Control Input Voltages	
Driver Input Voltages	-0.5 V to $V_{CC} + 0.5$ V
Driver Output Voltages	
Control Input Currents	±25mA
Driver Input Currents	±25mA
Operating Temperature Range	0°C to 70°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10) sec.)300°C

PACKAGE/ORDER INFORMATION



DC ELECTRICAL CHARACTERISTICS $v_{CC} = 5V \pm 5\%$, $0^{\circ}C \le Temperature \le 70^{\circ}C$ (Note 2, 3) 1280101 110 no

SYMBOL	PARAMETER	CONDITIO	NS	MIN	TYP	MAX	UNITS
V _{OD1}	Differential Driver Output Voltage (Unloaded)	I ₀ = 0			,WU G	5	V
V _{OD2}	Differential Driver Output Voltage (With Load)	$R = 50\Omega$;	(RS422)	2	funtua La	windi 1/0 als	V
	abdido o tovilo ser in i) s	$R = 27\Omega$;	(RS485) (Figure 1)	1.5		5	V
V _{OD}	Change in Magnitude of Driver Differential Output Voltage for Complementary Output States	$R = 27\Omega$ or (Figure 1)	r R = 50Ω		lugluo i a	0.2	V
V _{oc}	Driver Common Mode Output Voltage	1-0	abled. See Fun	ia sindine	17 BUR 13	3	A SEMB
IV _{OC} I	Change in Magnitude of Driver Common Mode Output Voltage for Complementary Output States	000			S. C. Carlon	0.2	tion (all
V _{IH}	Input High Voltage	DI, EN12,	EN34	2.0	ending 5 is	axiid da in	V
V _{IL}	Input Low Voltage	41G			er 2 output	0.8	V
I _{IN1}	Input Current					±2	μА
Icc	Supply Current	No Load	Output Enabled	111 01 131	110	200	μА
			Output Disabled	MIN - 1285	110	200	
I _{OSD1}	Driver Short Circuit Current, V _{OUT} = High	$-7V \le V_0$:	≤ +12V		academics	250	mA
I _{OSD2}	Driver Short Circuit Current, V _{OUT} = Low	$-7V \le V_0$:	≤+12V		9999	250	mA
loz	High Impedance State Output Current	$V_0 = -7V1$	to 12V		±2	± 200	μА

SWITCHING CHARACTERISTICS $V_{CC} = 5V \pm 5\%$, $0^{\circ}C \le Temperature \le 70^{\circ}C$ (Note 2, 3)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t _{PLH}	Driver Input to Output	$R_{DIFF} = 54\Omega$, $C_{L1} = C_{L2} = 100pF$	20	28	60	ns
t _{PHL}	Driver Input to Output	(Figures 2, 4)	20	28	60	
tskew	Driver Output to Output			5	15	
t _r , t _f	Driver Rise or Fall Time	· · · · · · · · · · · · · · · · · · ·	5	20	71	
t _{ZH}	Driver Enable to Output High	C _L = 100pF (Figures 3, 5) S2 Closed		35	70	ns
t _{ZL}	Driver Enable to Output Low	C _L = 100pF (Figures 3, 5) S1 Closed		44	75	ns
t _{LZ}	Driver Disable Time from Low	C _L = 15pF (Figures 3, 5) S1 Closed		55	92	ns
t _{HZ}	Driver Disable Time from High	C _L = 15pF (Figures 3, 5) S2 Closed		45	75	ns

Note 1: "Absolute Maximum Ratings" are those beyond which the safety of the device cannot be guaranteed.

Note 2: All currents into device pins are positive; all currents out of device

pins are negative. All voltages are referenced to device GND unless otherwise specified.

Note 3: All typicals are given for V_{CC} = 5V and Temperature = 25°C.



FUNCTION TABLE

INPUT	ENABLES	OUTPUTS	
DI	EN12 or EN34	OUTA	OUTB
Н	Н	Н	L
L MOH	H AND	L	Н
X 2018	1 00m 1 1046	Z	Z

H: High Level

X: Irrelevant

L: Low Level

Z: High Impedance (Off)

PIN FUNCTIONS

DI1 (Pin 1): Driver 1 input. If Driver 1 is enabled, then a low on DI1 forces the driver outputs DO1A low and DO1B high. A high on DI1 with the driver outputs enabled will force DO1A high and DO1B low.

D01A (Pin 2): Driver 1 output.

D01B (Pin 3): Driver 1 output.

EN12 (Pin 4): Driver 1 and 2 outputs enabled. See Function Table for details.

DO2B (Pin 5): Driver 2 output.

DO2A (Pin 6): Driver 2 output.

DI2 (Pin 7): Driver 2 input. Refer to DI1.

GND (Pin 8): GND connection.

DI3 (Pin 9): Driver 3 input. Refer to DI1.

DO3A (Pin 10): Driver 3 output.

DO3B (Pin 11): Driver 3 output.

EN34 (Pin 12): Driver 3 and 4 outputs enabled. See Function Table for details.

DO4B (Pin 13): Driver 4 output.

DO4A (Pin 14): Driver 4 output.

DI4 (Pin 15): Driver 4 input. Refer to DI1.

 V_{CC} (Pin 16): Positive supply; $4.75 < V_{CC} < 5.25$.

TEST CIRCUITS




Figure 1. Driver DC Test Load




Figure 2. Driver Timing Test Circuit







Figure 3. Driver Timing Test Load #2


SWITCHING TIME WAVEFORMS





TYPICAL PERFORMANCE CHARACTERISTICS















TYPICAL PERFORMANCE CHARACTERISTICS




APPLICATIONS INFORMATION

Typical Application

A typical connection of the LTC487 is shown in Figure 6. A twisted pair of wires connect up to 32 drivers and receivers for half duplex data transmission. There are no restrictions on where the chips are connected to the wires, and it isn't necessary to have the chips connected at the ends. However, the wires must be terminated only at the ends with a resistor equal to their characteristic impedance, typically $120\Omega.$ The optional shields around the twisted pair help reduce unwanted noise, and are connected to GND at one end.

Thermal Shutdown

The LTC487 has a thermal shutdown feature which protects the part from excessive power dissipation. If the outputs of the driver are accidently shorted to a power supply or low impedance source, up to 250mA can flow through the part. The thermal shutdown circuit disables the driver outputs when the internal temperature reaches 150°C and turns them back on when the temperature cools to 130°C. If the outputs of two or more LTC487 drivers are shorted directly, the driver outputs can not supply enough current to activate the thermal shutdown.



Thus, the thermal shutdown circuit will not prevent contention faults when two drivers are active on the bus at the same time.

Cable and Data Rate

The transmission line of choice for RS-485 applications is a twisted pair. There are coaxial cables (twinaxial) made for this purpose that contain straight pairs, but these are less flexible, more bulky, and more costly than twisted pairs. Many cable manufacturers offer a broad range of 120Ω cables designed for RS-485 applications.

Losses in a transmission line are a complex combination of DC conductor loss, AC losses (skin effect), leakage, and AC losses in the dielectric. In good polyethylene cables such as the Belden 9841, the conductor losses and dielectric losses are of the same order of magnitude, leading to relatively low overall loss (Figure 7).




Figure 7. Attenuation vs Frequency for Belden 9841

When using low loss cables, Figure 8 can be used as a guideline for choosing the maximum line length for a given data rate. With lower quality PVC cables, the dielectric loss factor can be 1000 times worse. PVC twisted pairs have terrible losses at high data rates (> 100kbs) and greatly reduce the maximum cable length. At low data rates however, they are acceptable and much more economical.




Figure 8. Cable Length vs Data Rate

Cable Termination

The proper termination of the cable is very important. If the cable is not terminated with its characteristic impedance, distorted waveforms will result. In severe cases, distorted (false) data and nulls will occur. A quick look at the output of the driver will tell how well the cable is terminated. It is best to look at a driver connected to the end of the cable, since this eliminates the possibility of getting reflections from two directions. Simply look at the driver output while transmitting square wave data. If the cable is terminated properly, the waveform will look like a square wave (Figure 9).




Figure 9. Termination Effects



If the cable is loaded excessively (47Ω) , the signal initially sees the surge impedance of the cable and jumps to an initial amplitude. The signal travels down the cable and is reflected back out of phase because of the mistermination. When the reflected signal returns to the driver, the amplitude will be lowered. The width of the pedestal is equal to twice the electrical length of the cable (about 1.5ns/foot). If the cable is lightly loaded (470Ω) , the signal reflects in phase and increases the amplitude at the driver output. An input frequency of 30kHz is adequate for tests out to 4000 ft. of cable.

AC Cable Termination

Cable termination resistors are necessary to prevent unwanted reflections, but they consume power. The typical differential output voltage of the driver is 2V when the cable is terminated with two 120Ω resistors, causing 33mA of DC current to flow in the cable when no data is being sent. This DC current is about 220 times greater than the supply current of the LTC487. One way to eliminate the unwanted current is by AC coupling the termination resistors as shown in Figure 10.




Figure 10. AC Coupled Termination

The coupling capacitor must allow high-frequency energy to flow to the termination, but block DC and low frequencies. The dividing line between high and low frequency depends on the length of the cable. The coupling capacitor must pass frequencies above the point where the line represents an electrical one-tenth wavelength. The value of the coupling capacitor should therefore be set at 16.3pF per foot of cable length for 120Ω cables. With the coupling capacitors in place, power is consumed only on the signal edges, and not when the driver output is idling at a 1 or 0 state. A 100nF capacitor is adequate for lines up to 4000 feet in length. Be aware that the power savings start to decrease once the data rate surpasses $1/(120\Omega \times C)$.

Receiver Open-Circuit Fail-Safe

Some data encoding schemes require that the output of the receiver maintains a known state (usually a logic 1) when the data is finished transmitting and all drivers on the line are forced into three-state. All LTC RS485 receivers have a fail-safe feature which guarantees the output to be in a logic 1 state when the receiver inputs are left floating (open-circuit). However, when the cable is terminated with 120Ω , the differential inputs to the receiver are shorted together, not left floating. Because the receiver has about 70mV of hysteresis, the receiver output will maintain the last data bit received.

If the receiver output must be forced to a known state, the circuits of Figure 11 can be used.




Figure 11. Forcing '0' When All Drivers Are Off

The termination resistors are used to generate a DC bias which forces the receiver output to a known state, in this case a logic 0. The first method consumes about 208mW and the second about 8mW. The lowest power solution is to use an AC termination with a pull-up resistor. Simply swap the receiver inputs for data protocols ending in logic 1.

5

APPLICATIONS INFORMATION

Fault Protection

All of LTC's RS-485 products are protected against ESD transients up to 2kV using the human body model (100pF, 1.5k Ω). However, some applications need more protection. The best protection method is to connect a bidirectional TransZorb from each line side pin to ground (Figure 12).

A TransZorb is a silicon transient voltage suppressor that has exceptional surge handling capabilities, fast response time, and low series resistance. They are available from General Semiconductor Industries and come in a variety of breakdown voltages and prices. Be sure to pick a break-

down voltage higher than the common mode voltage required for your application (typically 12V). Also, don't forget to check how much the added parasitic capacitance will load down the bus.





Figure 12. ESD Protection with TransZorbs

TYPICAL APPLICATION

RS232 to RS485 Level Translator with Hysteresis





Differential Driver and Receiver Pair

FEATURES (viscient) inolisatings may not be dupor

- Low Power: I_{CC} = 300µA Typical
- Designed for RS485 or RS422 Applications
- Single +5V Supply
- -7V to +12V Bus Common Mode Range Permits ±7V Ground Difference Between Devices on the Bus
- Thermal Shutdown Protection
- Power-Up/Down Glitch-Free Driver Outputs Permit Live Insertion or Removal of Package
- Driver Maintains High Impedance in Three-State or with the Power Off
- Combined Impedance of a Driver Output and Receiver Allows up to 32 Transceivers on the Bus
- 70mV Typical Input Hysteresis
- 28ns Typical Driver Propagation Delays with 5ns Skew
- Pin Compatible with the SN75179

APPLICATIONS

- Low Power RS485/RS422 Transceiver
- Level Translator

DESCRIPTION

The LTC490 is a low power differential bus/line transceiver designed for multipoint data transmission standard RS485 applications with extended common mode range (+12V to -7V). It also meets the requirements of RS422.


The CMOS design offers significant power savings over its bipolar counterpart without sacrificing ruggedness against overload or ESD damage.

The driver and receiver feature three-state outputs, with the driver outputs maintaining high impedance over the entire common mode range. Excessive power dissipation caused by bus contention or faults is prevented by a thermal shutdown circuit which forces the driver outputs into a high impedance state.

The receiver has a fail safe feature which guarantees a high output state when the inputs are left open.

Both AC and DC specifications are guaranteed from 0°C to 70°C and 4.75V to 5.25V supply voltage range.

TYPICAL APPLICATION




LTC490 • TA0

5

ABSOLUTE MAXIMUM RATINGS (Note 1)

(
Supply Voltage (V _{CC})	12V
Driver Input Currents	25mA to 25mA
Driver Input Voltages	0.5V to V _{CC} +0.5V
Driver Output Voltages	±14V
Receiver Input Voltages	±14V
Receiver Output Voltages	0.5V to V _{CC} +0.5V
Operating Temperature Range	0°C to 70°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering,	10 sec.)300°C

PACKAGE/ORDER INFORMATION



DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = 5V \pm 5\%$, $0^{\circ}C \le Temperature \le 70^{\circ}C$ (Notes 2 and 3) unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{OD1}	Differential Driver Output Voltage (Unloaded)	I ₀ = 0				5	V
V _{OD2}	Differential Driver Output Voltage (With load)	$R = 50\Omega$; (RS422)		2	WII	JI IU	V
	Pie St. Driver entrot	$R = 27\Omega$; (RS485)	Figure 1)	1.5			V
ΔV _{OD}	Change in Magnitude of Driver Differential Output Voltage for Complementary Output States	$R = 27\Omega$ or $R = 50\Omega$	2 (Figure 1)	tput. If A	UO 19VI	0.2	V nis) 8
V _{oc}	Driver Common Mode Output Voltage			ned) V	200m	3	V
Δ V _{OC}	Change in Magnitude of Driver Common Mode Output Voltage for Complementary Output States	river outputs		no wol A	0.2	Cnis) V	
V _{IH}	Input High Voltage (D)	,7000 6 008 0	gui A sosoi lin	2.0	JIII A.I	ilin a ni	V
V _{IL}	Input Low Voltage (D)		.00	iloanoo!	bouo	0.8	V
I _{IN1}	Input Current (D)					±2	μΑ
I _{IN2}	Input Current (A, B)	V _{CC} = 0V or 5.25V	V _{IN} = 12V			+1.0	mA
			V _{IN} = -7V			-0.8	mA
V _{TH}	Differential Input Threshold Voltage for Receiver	$-7V \le V_{CM} \le 12V$		-0.2	TA 495-70-	+0.2	V
ΔV_{TH}	Receiver Input Hysteresis	V _{CM} = 0V		111111111111111111111111111111111111111	70	H JHL	mV
V _{OH}	Receiver Output High Voltage	$I_0 = -4mA, V_{ID} = +0$).2V	3.5	resill o	vov Detail	V
V _{OL}	Receiver Output Low Voltage	$I_0 = +4mA, V_{ID} = -0$).2V	25-55	= AT las	0.4	V
I _{OZR}	Three-State Output Current at Receiver	$V_{CC} = Max \ 0.4V \le V$	0 ≤ 2.4V			±1	μА
Icc	Supply Current	No Load; D = GND,	or V _{CC}		300	500	μΑ
R _{IN}	Receiver Input Resistance	$-7V \le V_{CM} \le +12V$		12	1		kΩ
I _{OSD1}	Driver Short Circuit Current, V _{OUT} = High	$-7V \le V_0 \le +12V$			1	250	mA
I _{OSD2}	Driver Short Circuit Current, V _{OUT} = Low	$-7V \le V_0 \le +12V$	2			250	mA
I _{OSR}	Receiver Short-Circuit Current	$0V \le V_0 \le V_{CC}$	2	7		85	mA
loz	Driver Three-State Output Current	$V_0 = -7V \text{ to } 12V$	a	19-1-	±2	±200	μΑ

SWITCHING CHARACTERISTICS

 V_{CC} = 5V ±5%, 0°C \leq Temperature \leq 70°C (Notes 2 and 3) unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS American	MIN	TYP	MAX	UNITS
t _{PLH}	Driver Input to Output	CONDITIONS $R_{DIFF} = 54\Omega, C_{L1} = C_{L2} = 100 pF$ (Figures 2, 3) $R_{DIFF} = 54\Omega, C_{L1} = C_{L2} = 100 pF$ (Figures 2, 4)	10	28	60	ns ns
t _{PHL}	Driver Input to Output	(Figures 2, 3)	10	28	60	ns
t _{SKEW}	Driver Output to Output	VA15		5	ingal i	ns
t _r , t _f 83	Driver Rise or Fall Time	0.5V to V _{CO} +0.5V	5 890	15	25	ns
tpLH	Receiver Input to Output	$R_{DIFF} = 54\Omega$, $C_{L1} = C_{L2} = 100pF$	40	70	150	ns
t _{PHL}	Receiver Input to Output	(Figures 2, 4)	40	70	150	ns
t _{SKD}	t _{PLH} - t _{PHL} Differential Receiver Skew	10 sec.)300°C		13	HEIBORIAN	ns

Note 1: "Absolute Maximum Ratings" are those beyond which the safety of the device cannot be guaranteed.

Note 2: All currents into device pins are positive; all currents out of device

pins are negative. All voltages are referenced to device ground unless otherwise specified.

Note 3: All typicals are given for $V_{CC} = 5V$ and Temperature = $25^{\circ}C$.

PIN FUNCTIONS

V_{CC} (Pin 1): Positive supply; $4.75V \le V_{CC} \le 5.25V$.

R (Pin 2): Receiver output. If A > B by 200mV, R will be high. If A < B by 200mV, then R will be low.

D (Pin 3): Driver input. A low on D forces the driver outputs A low and B high. A high on D will force A high and B low.

GND (Pin 4): Ground Connection.


Y (Pin 5): Driver output.


Z (Pin 6): Driver output.


B (Pin 7): Receiver input.

A (Pin 8): Receiver input.


TYPICAL PERFORMANCE CHARACTERISTICS










TYPICAL PERFORMANCE CHARACTERISTICS








Driver Differential Output Voltage vs Temperature $R_0 = 54\Omega$ 2.3 01FERENTIAL VOLTAGE (V)






TEST CIRCUITS

0

1.5

-50



50

TEMPERATURE (°C)

100







Figure 2. Driver/Receiver Timing Test Circuit



SWITCHING TIME WAVEFORMS



APPLICATIONS INFORMATION

Typical Application

A typical connection of the LTC490 is shown in Figure 5. Two twisted pair wires connect two driver/receiver pairs for full duplex data transmission. Note that the driver and receiver outputs are always enabled. If the outputs must be disabled, use the LTC491.

There are no restrictions on where the chips are connected, and it isn't necessary to have the chips connected at the ends of the wire. However, the wires must be terminated only at the ends with a resistor equal to their characteristic impedance, typically 120Ω . Because only




Figure 5. Typical Connection

one driver can be connected on the bus, the cable can be terminated only at the receiving end. The optional shields around the twisted pair help reduce unwanted noise, and are connected to GND at one end.

The LTC490 can also be used as a line repeater as shown in Figure 6. If the cable length is longer than 4000 feet, the LTC490 is inserted in the middle of the cable with the receiver output connected back to the driver input.




Figure 6. Line Repeater

Thermal Shutdown

The LTC490 has a thermal shutdown feature which protects the part from excessive power dissipation. If the outputs of the driver are accidently shorted to a power supply or low impedance, source, up to 250mA can flow through the part. The thermal shutdown circuit disables the driver outputs when the internal temperature reaches 150°C and turns them back on when the temperature cools to 130°C. If the outputs of two or more LTC490 drivers are shorted directly, the driver outputs can not supply enough current to activate the thermal shutdown. Thus, the thermal shutdown circuit will not prevent contention faults when two drivers are active on the bus at the same time.

Cables and Data Rate and analysis and Data Rate

The transmission line of choice for RS485 applications is a twisted pair. There are coaxial cables (twinaxial) made for this purpose that contain straight pairs, but these are less flexible, more bulky, and more costly than twisted pairs. Many cable manufacturers offer a broad range of 120Ω cables designed for RS485 applications.

Losses in a transmission line are a complex combination of DC conductor loss, AC losses (skin effect), leakage and AC losses in the dielectric. In good polyethylene cables such as the Belden 9841, the conductor losses and dielectric losses are of the same order of magnitude, leading to relatively low overall loss (Figure 7).




Figure 7. Attenuation vs Frequency for Belden 9841

When using low loss cables, Figure 8 can be used as a guideline for choosing the maximum line length for a given data rate. With lower quality PVC cables, the dielectric loss factor can be 1000 times worse. PVC twisted pairs have terrible losses at high data rates (>100kbs), and greatly reduce the maximum cable length. At low data rates however, they are acceptable and much more economical.





Figure 8. RS485 Cable Length Specification. Applies for 24 Gauge, Polyethylene Dielectric Twisted Pair.

Cable Termination

The proper termination of the cable is very important. If the cable is not terminated with its characteristic impedance, distorted waveforms will result. In severe cases, distorted (false) data and nulls will occur.

A quick look at the output of the driver will tell how well the cable is terminated. It is best to look at a driver connected to the end of the cable, since this eliminates the possibility of getting reflections from two directions. Simply look at the driver output while transmitting square wave data. If the cable is terminated properly, the waveform will look like a square wave (Figure 9). If the cable is loaded excessively (47Ω) , the signal initially sees the surge impedance of the cable and jumps to an initial amplitude. The signal travels down the cable and is reflected back out of phase because of the mistermination. When the reflected signal returns to the driver, the amplitude will be lowered. The width of the pedestal is equal to twice the electrical length of the cable (about 1.5ns/foot). If the cable is lightly loaded (470 Ω), the signal reflects in phase and increases the amplitude at the driver output. An input frequency of 30kHz is adequate for tests out to 4000 feet of cable.



AC Cable Termination and heromous address revision and

Cable termination resistors are necessary to prevent unwanted reflections, but they consume power. The typical differential output voltage of the driver is 2V when the cable is terminated with two 120Ω resistors, causing 33mA of DC current to flow in the cable when no data is being sent. This DC current is about 60 times greater than the supply current of the LTC490. One way to eliminate the unwanted current is by AC coupling the termination resistors as shown in Figure 10.




Figure 10. AC Coupled Termination

The coupling capacitor must allow high-frequency energy to flow to the termination, but block DC and low frequencies. The dividing line between high and low frequency depends on the length of the cable. The coupling capacitor must pass frequencies above the point where the line represents an electrical one-tenth wavelength. The value of the coupling capacitor should therefore be set at 16.3pF per foot of cable length for 120Ω cables.

With the coupling capacitors in place, power is consumed only on the signal edges, and not when the driver output is idling at a 1 or 0 state. A 100nF capacitor is adequate for lines up to 4000 feet in length. Be aware that the power savings start to decrease once the data rate surpasses 1/ $(120\Omega \times C)$.

Fault Protection

All of LTC's RS485 products are protected against ESD transients up to 2kV using the human body model (100pF, $1.5k\Omega$). However, some applications need more protection. The best protection method is to connect a bidirectional TransZorb from each line side pin to ground (Figure 11). A TransZorb is a silicon transient voltage

suppressor that has exceptional surge handling capabilities, fast response time, and low series resistance. They are available from General Semiconductor Industries and come in a variety of breakdown voltages and prices. Be sure to pick a breakdown voltage higher than the common mode voltage required for your application (typically 12V). Also, don't forget to check how much the added parasitic capacitance will load down the bus.






Figure 11. ESD Protection with TransZorbs

TYPICAL APPLICATIONS

RS232 Receiver



RS232 to RS485 Level Transistor with Hysteresis



5



Differential Driver and Receiver Pair

FEATURES

- Low Power: I_{CC} = 300µA Typical
- Designed for RS485 or RS422 Applications
- Single +5V Supply
- -7V to +12V Bus Common Mode Range Permits ±7V Ground Difference Between Devices on the Bus
- Thermal Shutdown Protection
- Power-Up/Down Glitch-Free Driver Outputs Permit Live Insertion or Removal of Package
- Driver Maintains High Impedance in Three-State or with the Power Off
- Combined Impedance of a Driver Output and Receiver Allows up to 32 Transceivers on the Bus
- 70mV Typical Input Hysteresis
- 28ns Typical Driver Propagation Delays with 5ns Skew
- Pin Compatible with the SN75180

APPLICATIONS

- Low Power RS485/RS422 Transceiver
- Level Translator

DESCRIPTION

The LTC491 is a low power differential bus/line transceiver designed for multipoint data transmission standard RS485 applications with extended common mode range (+12V to -7V). It also meets the requirements of RS422.


The CMOS design offers significant power savings over its bipolar counterpart without sacrificing ruggedness against overload or ESD damage.

The driver and receiver feature three-state outputs, with the driver outputs maintaining high impedance over the entire common mode range. Excessive power dissipation caused by bus contention or faults is prevented by a thermal shutdown circuit which forces the driver outputs into a high impedance state.

The receiver has a fail safe feature which guarantees a high output state when the inputs are left open.

Both AC and DC specifications are guaranteed from 0°C to 70°C and 4.75V to 5.25V supply voltage range.


TYPICAL APPLICATION



ABSOLUTE MAXIMUM RATINGS

(11010 1)	
Supply Voltage (V _{CC})	12V
Control Input Voltages	
Control Input Currents	
Driver Input Voltages	0.5V to V _{CC} +0.5V
Driver Input Currents	
Driver Output Voltages	
Receiver Input Voltages	±14V
Receiver Output Voltages	
Operating Temperature Range	
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering,	

PACKAGE/ORDER INFORMATION



DC ELECTRICAL CHARACTERISTICS $V_{CC}=5V\pm5\%,~0^{\circ}C\le Temperature\le70^{\circ}C$ (Notes 2 and 3) unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{OD1}	Differential Driver Output Voltage (Unloaded)	l ₀ = 0	Dinta	11011 8/6/	SIG HIV	5	V
V _{OD2}	Differential Driver Output Voltage (With load)	$R = 50\Omega$; (RS422)	as through sports as	2	onemeiro	del porto ente	V
	and a specifical substantial section of the section	$R = 27\Omega$; (RS485)	(Figure 1)	1.5	mug ec	5	V
ΔV _{OD}	Change in Magnitude of Driver Differential Output Voltage for Complementary Output States	$R = 27\Omega$ or $R = 50\Omega$	Ω (Figure 1)	is onig so	iveb etm	0.2	V
V _{OC}	Driver Common Mode Output Voltage		transfer of the best of	iá/tean esta	A CONTRACTOR	3	V
Δ V _{OC}	Change in Magnitude of Driver Common Mode Output Voltage for Complementary Output States			- 20	on	0.2	V
V _{IH}	Input High Voltage	D, DE, REB		2.0	Conn	toM (fr.	V
V _{IL}	Input Low Voltage					0.8	V
I _{IN1}	Input Current	ne receiver output is enabled		ani Juli	IUC 181	±2	μА
I _{IN2}	Input Current (A, B)	V _{CC} = 0V or 5.25V	V _{IN} = 12V	no fa a	SAII	+1.0	mA
			$V_{IN} = -7V$	Will out	HUV T	-0.8	mA
V _{TH}	Differential Input Threshold Voltage for Receiver	$-7V \le V_{CM} \le 12V$	i enable. A low	-0.2	evisa	+0.2	V
ΔV_{TH}	Receiver Input Hysteresis	V _{CM} = 0V	of forces the re-	gri doi	70	Jugiuos	mV
V _{OH}	Receiver Output High Voltage	$I_0 = -4mA, V_{ID} = +1$	0.2V	3.5	eansb	agmi rigit	6 om V
V _{OL}	Receiver Output Low Voltage	$I_0 = +4mA, V_{ID} = -1$	0.2V			0.4	V
I _{OZR}	Three-State Output Current at Receiver	V _{CC} = Max 0.4V ≤ V	/ ₀ ≤ 2.4V	IDITO TO	AND A	±1	μА
Icc	Supply Current	No Load; D = GND,	Outputs Enabled	er other er	300	500	μА
	C (Pin 13): Not Connected.	or V _{CC}	Outputs Disabled	1.0000	300	500	μА
R _{IN}	Receiver Input Resistance	$-7V \le V_{CM} \le +12V$	driver outputs	12	ugai s	SE Drive	kΩ
I _{OSD1}	Driver Short Circuit Current, V _{OUT} = High	$-7V \le V_0 \le +12V$	ces the oriver c	101 U n.c	WO A	250	mA
I _{OSD2}	Driver Short Circuit Current, V _{OUT} = Low	$-7V \le V_0 \le +12V$		Hw U	no rip	250	mA
I _{OSR}	Receiver Short Circuit Current	$0V \le V_0 \le V_{CC}$		7		85	mA
loz	Driver Three-State Output Current	$V_0 = -7V \text{ to } 12V$			±2	±200	μА

SWITCHING CHARACTERISTICS

 V_{CC} = 5V ±5%, 0°C ≤ Temperature ≤ 70°C (Notes 2 and 3) unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t _{PLH}	Driver Input to Output	$R_{DIFF} = 54\Omega$, $C_{L1} = C_{L2} = 100pF$		28	60	ns
t _{PHL}	Driver Input to Output	(Figures 2, 5)	10	28	60	ns
tskew	Driver Output to Output	-25mA to 25mA		5	innut Cu	ns
t _r , t _f	Driver Rise or Fall Time	VALA	5	15	25	ns
t _{ZH}	Driver Enable to Output High	C _L = 100pF (Figures 4, 6) S2 Closed	9,6	40	70	ns
t _{ZL}	Driver Enable to Output Low	C _L = 100pF (Figures 4, 6) S1 Closed	ces	40	70	ns
t _{LZ}	Driver Disable Time From Low	C _L = 15pF (Figures 4, 6) S1 Closed	e Rano	40	70	ns
t _{HZ}	Driver Disable Time From High	C _L = 15pF (Figures 4, 6) S2 Closed	Range	40	70	ns ns
t _{PLH}	Receiver Input to Output	$R_{DIFF} = 54\Omega$, $C_{L1} = C_{L2} = 100pF$	40	70	150	ns
t _{PHL}	Receiver Input to Output	(Figures 2, 7)	40	70	150	ns
t _{SKD}	t _{PLH} - t _{PHL} Differential Receiver Skew		MEDICAL TO	13		ns
t _{ZL}	Receiver Enable to Output Low	C _L = 15pF (Figures 3, 8) S1 Closed	D 10	20	50	ns
t _{ZH}	Receiver Enable to Output High	C _L = 15pF (Figures 3, 8) S2 Closed	nuturen	20	50	ns
t _{LZ}	Receiver Disable From Low	C _L = 15pF (Figures 3, 8) S1 Closed		20	50	ns
t _{HZ}	Receiver Disable From High	C _L = 15pF (Figures 3, 8) S2 Closed	SOD must	20	50	ns

Note 1: "Absolute Maximum Ratings" are those beyond which the safety of the device cannot be guaranteed.

Note 2: All currents into device pins are positive; all currents out of device

pins are negative. All voltages are referenced to device ground unless otherwise specified.

Note 3: All typicals are given for V_{CC} = 5V and Temperature = 25°C.

PIN FUNCTIONS

NC (Pin 1): Not Connected.

R (Pin 2): Receiver output. If the receiver output is enabled (REB low), then if A > B by 200mV, R will be high. If A < B by 200mV, then R will be low.

REB (Pin 3): Receiver output enable. A low enables the receiver output, R. A high input forces the receiver output into a high impedance state.

DE (Pin 4): Driver output enable. A high on DE enables the driver outputs, A and B. A low input forces the driver outputs into a high impedance state.

D (Pin 5): Driver input. If the driver outputs are enabled (DE high), then A low on D forces the driver outputs A low and B high. A high on D will force A high and B low.

GND (Pin 6): Ground Connection.

GND (Pin 7): Ground Connection.

NC (Pin 8): Not Connected.

Y (Pin 9): Driver output.

Z (Pin 10): Driver output.

B (Pin 11): Receiver input.


A (Pin 12): Receiver input.


NC (Pin 13): Not Connected.


 V_{CC} (Pin 14): Positive supply; $4.75V \le V_{CC} \le 5.25V$.


5


TYPICAL PERFORMANCE CHARACTERISTICS
























TEST CIRCUITS






Figure 1. Driver DC Test Load




Figure 2. Driver/Receiver Timing Test Circuit




Figure 3. Receiver Timing Test Load




Figure 4. Driver Timing Test Load

5

SWITCHING TIME WAVEFORMS




Figure 5. Driver Propagation Delays




Figure 6. Driver Enable and Disable Times




Figure 7. Receiver Propagation Delays




Figure 8. Receiver Enable and Disable Times



LTC491 - TA08

Typical Application

A typical connection of the LTC491 is shown in Figure 9. Two twisted pair wires connect up to 32 driver/receiver pairs for full duplex data transmission. There are no restrictions on where the chips are connected to the wires, and it isn't necessary to have the chips connected at the ends. However, the wires must be terminated only at the ends with a resistor equal to their characteristic impedance, typically 120Ω . The input impedance of a receiver is

typically $20 k\Omega$ to GND, or 0.6 unit RS-485 load, so in practice 50 to 60 transceivers can be connected to the same wires. The optional shields around the twisted pair help reduce unwanted noise, and are connected to GND at one end.

The LTC491 can also be used as a line repeater as shown in Figure 10. If the cable length is longer than 4000 feet, the LTC491 is inserted in the middle of the cable with the receiver output connected back to the driver input.




Figure 9. Typical Connection




Figure 10. Line Repeater

5

APPLICATIONS INFORMATION

Thermal Shutdown

The LTC491 has a thermal shutdown feature which protects the part from excessive power dissipation. If the outputs of the driver are accidently shorted to a power supply or low impedance source, up to 250mA can flow through the part. The thermal shutdown circuit disables the driver outputs when the internal temperature reaches 150°C and turns them back on when the temperature cools to 130°C. If the outputs of two or more LTC491 drivers are shorted directly, the driver outputs can not supply enough current to activate the thermal shutdown. Thus, the thermal shutdown circuit will not prevent contention faults when two drivers are active on the bus at the same time.

Cables and Data Rate

The transmission line of choice for RS485 applications is a twisted pair. There are coaxial cables (twinaxial) made for this purpose that contain straight pairs, but these are less flexible, more bulky, and more costly than twisted pairs. Many cable manufacturers offer a broad range of 120Ω cables designed for RS485 applications.

Losses in a transmission line are a complex combination of DC conductor loss, AC losses (skin effect), leakage and AC losses in the dielectric. In good polyethylene cables such as the Belden 9841, the conductor losses and dielectric losses are of the same order of magnitude, leading to relatively low over all loss (Figure 11).

When using low loss cables, Figure 12 can be used as a guideline for choosing the maximum line length for a given data rate. With lower quality PVC cables, the dielectric loss factor can be 1000 times worse. PVC twisted pairs have terrible losses at high data rates (>100kBs), and greatly reduce the maximum cable length. At low data rates however, they are acceptable and much more economical.




Figure 11. Attenuation vs Frequency for Belden 9481




Figure 12. Cable Length vs Data Rate

Cable Termination

The proper termination of the cable is very important. If the cable is not terminated with it's characteristic impedance, distorted waveforms will result. In severe cases, distorted (false) data and nulls will occur. A quick look at the output of the driver will tell how well the cable is terminated. It is best to look at a driver connected to the end of the cable, since this eliminates the possibility of getting reflections from two directions. Simply look at the driver output while transmitting square wave data. If the cable is terminated properly, the waveform will look like a square wave (Figure 13).




Figure 13. Termination Effects

If the cable is loaded excessively (47Ω) , the signal initially sees the surge impedance of the cable and jumps to an initial amplitude. The signal travels down the cable and is reflected back out of phase because of the mistermination. When the reflected signal returns to the driver, the amplitude will be lowered. The width of the pedestal is equal to twice the electrical length of the cable (about 1.5ns/foot).

If the cable is lightly loaded (470Ω), the signal reflects in phase and increases the amplitude at the driver output. An input frequency of 30kHz is adequate for tests out to 4000 feet of cable.

AC Cable Termination

Cable termination resistors are necessary to prevent unwanted reflections, but they consume power. The typical differential output voltage of the driver is 2V when the cable is terminated with two 120Ω resistors, causing 33mA of DC current to flow in the cable when no data is being sent. This DC current is about 60 times greater than the supply current of the LTC491. One way to eliminate the unwanted current is by AC coupling the termination resistors as shown in Figure 14.




Figure 14. AC Coupled Termination

The coupling capacitor must allow high-frequency energy to flow to the termination, but block DC and low frequencies. The dividing line between high and low frequency depends on the length of the cable. The coupling capacitor must pass frequencies above the point where the line represents an electrical one-tenth wavelength. The value of the coupling capacitor should therefore be set at 16.3pF per foot of cable length for 120Ω cables. With the coupling capacitors in place, power is consumed only on the signal edges, and not when the driver output is idling at a 1 or 0 state. A 100nF capacitor is adequate for lines up to 4000 feet in length. Be aware that the power savings start to decrease once the data rate surpasses $1/(120\Omega \times C)$.

Receiver Open-Circuit Fail-Safe

Some data encoding schemes require that the output of the receiver maintains a known state (usually a logic 1) when the data is finished transmitting and all drivers on the line are forced into three-state. The receiver of the LTC491 has a fail-safe feature which guarantees the output to be in a logic 1 state when the receiver inputs are left floating (open-circuit). However, when the cable is terminated with $120\Omega_{\rm c}$, the differential inputs to the receiver are shorted together, not left floating. Because the receiver has about 70mV of hysteresis, the receiver output will maintain the last data bit received.




Figure 15. Forcing "O" When All Drivers are Off

The termination resistors are used to generate a DC bias which forces the receiver output to a known state, in this case a logic 0. The first method consumes about 208mW and the second about 8mW. The lowest power solution is to use an AC termination with a pull-up resistor. Simply swap the receiver inputs for data protocols ending in logic 1.

Fault Protection

All of LTC's RS485 products are protected against ESD transients up to 2kV using the human body model (100pF, $1.5k\Omega$). However, some applications need more protection. The best protection method is to connect a bidirectional TransZorb from each line side pin to ground (Figure 16).





Figure 16. ESD Protection with TransZorbs


A TransZorb is a silicon transient voltage suppressor that has exceptional surge handling capabilities, fast response time, and low series resistance. They are available from General Semiconductor Industries and come in a variety of breakdown voltages and prices. Be sure to pick a breakdown voltage higher than the common mode voltage required for your application (typically 12V). Also, don't forget to check how much the added parasitic capacitance will load down the bus.


TYPICAL APPLICATIONS

RS232 Receiver



RS232 to RS485 Level Transistor with Hysteresis








SECTION 6—DATA CONVERSION

6





SECTION 6—DATA CONVERSION	
INDEX	6-2
SELECTION GUIDES	
PROPRIETARY PRODUCTS	
LTC1096/LTC1098, Micropower, Sampling 8-Bit Serial I/O A/D Converters	13-33
LTC1196/LTC1198, 8-Bit, 600ns, 1.3MHz Sampling A/D Converters	13-64
LTC1272, 12-Bit, 3μs, 250kHz Sampling A/D Converter	6-6
LTC1287, 3V Single Chip 12-Bit Data Acquisition System	6-25
LTC1289, 3V Single Chip 12-Bit Data Acquisition System	6-40
LTC1290, Single Chip 12-Bit Data Acquisition System	6-67
LTC1291, Single Chip 12-Bit Data Acquisition System	13-92
LTC1292, Single Chip 12-Bit Data Acquisition System	6-94
LTC1293/LTC1294/LTC1296, Single Chip 12-Bit Data Acquisition System	6-113



DATA ACQUISITION SELECTION GUIDE

MILITARY AND COMMERCIAL

PART NUMBER	DESCRIPTION	RESOLU- TION	TOTAL UNADJUSTED ERROR	CONV. TIME	VOLTAGE SUPPLY	MAXIMUM SUPPLY CURRENT	PKGS. AVAIL.	IMPORTANT FEATURES
LTC1090C, M	10-Bit, Serial I/O, Analog to Digital Converter with 8 Channel Multiplexer. Full Duplex Serial Interface.	10 Bits	±1/2LSB (LTC1090A) Over Full Temperature Range	22μs	5V, 10V, or ±5V	2.5mA	J, N, S	10-Bit A to D with Built in 8 Channel Analog MUX and Sample/Hold. Compatible with All Microprocessors with Serial Ports. Software Configurable Bipolar or Unipolar Operation. Full Duplex Serial I/O.
LTC1091C, M	10-Bit, 8-Pin Serial I/O, Analog to Digital Converter with 2 Channel Analog Multiplexer.	10 Bits	±1/2LSB (LTC1091A) Over Full Temperature Range	20μs	5V or 10V	3.5mA	J8, N8	10-Bit A to D with Built in 2 Channel Analog MUX and Sample/Hold. Compatible with All Microprocessors with Serial Ports. Unipolar Operation.
LTC1092C, M	10-Bit, 8-Pin, Analog to Digital Converter with Serial Output.	10 Bits	±1/2LSB (LTC1092A) Over Full Temperature Range	20μs	5V or 10V	2.5mA	J8, N8	Separate Reference Pin Allows Reduced Span (Down to 200mV) Operation. Unipolar A to D Conversions are Performed on a Differential Input Pair. Compatible with All Microprocessors with Serial Ports
LTC1093C, M	10-Bit, Serial I/O, Analog to Digital Converter with 6 Channel Multiplexer.	10 Bits	±1/2LSB (LTC1093A) Over Full Temperature Range	20μs	5V, 10V, or ±5V	2.5mA	J, N, S	10-Bit A to D with Built in 6 Channel Analog MUX and Sample/Hold. Compatible with All Microprocessors with Serial Ports. Software Configurable Bipolar or Unipolar Operation. Half Duplex Serial I/O.
LTC1094C, M	10-Bit, Serial I/O, Analog to Digital Converter System with 8 Channel Multiplexer.	10 Bits	±1/2LSB (LTC1094A) Over Full Temperature Range	20μs	5V, 10V, or ±5V	2.5mA	J, N	10-Bit A to D with Built in 8 Channel Analog MUX and Sample/Hold. Compatible with All Microprocessors with Serial Ports. Software Configurable Bipolar or Unipolar Operation. Half Duplex Serial I/O.
LTC1095C, M	10-Bit, Serial I/O, Analog to Digital Converter with 6 Channel Multiplexer and 5V Buried Zener Reference.	10 Bits	±0.15% FSR	20µs	7.2V to 10V	3.7mA	eo Jo	10-Bit ADC with Built in 6 Channel Analog MUX, Sample/Hold, and 5V Buried Zene Reference. Compatible with All Microprocessors with Serial Ports. Software Configurable Bipolar or Unipolar Operation. Half Duplex Serial I/O.
LTC1096	8-Bit, 16µs, Micropower, Sampling A/D Converter with Serial I/O and Differential Input.	8 Bits	±1/2LSB (LTC1096A) Over Full Temperature Range	16μs	3V to 9V	80μΑ	N8, S8	Single Differential Input, S/H with Single Ended Inputs. Ultra-Low Power. Automatic Power-Down Mode.
LTC1098	8-Bit, 16µs, Micropower, Sampling A/D Converter with Serial I/O and 2 Channel MUX	8 Bits	±1/2LSB (LTC1098A) Over Full Temperature Range	16μs	3V to 9V	80µА	N8, S8	2 Channel Multiplexer, Sampling ADC. Ultra-Low Power, Automatic Power-Down Mode.
LTC1099C, M	8-Bit, 2µs Analog to Digital Converter with Built in Sample-and-Hold. Parallel Output.	8 Bits	±1LSB Over Full Temperature Range	2µs	5V	15mA	J, N, S	Built in S/H Allows Direct Conversion of 5Vp-p Signals up to 167kHz. Pin Compatible with ADC0820 and AD7820.
LTC1272C, M	12-Bit, 3µs, Sampling A/D Converter with Parallel Output.	12 Bits	±1/2LSB Linearity, ±3LSB Offset, ±10LSB Full/Scale Error	3µs	5V	20mA	J, N, S	Single Supply, Sampling Plug in Upgrade for AD7572. 250kHz Sample Rate. Operates with or without –15V Supply Required by AD7572.

DATA ACQUISITION SELECTION GUIDE

MILITARY AND COMMERCIAL

PART NUMBER	DESCRIPTION	RESOLU- TION	TOTAL UNADJUSTED ERROR	CONV. TIME	VOLTAGE SUPPLY	MAXIMUM SUPPLY CURRENT	PKGS. AVAIL.	IMPORTANT FEATURES
LTC1290C, M	12-Bit, Serial I/O, Analog to Digital Converter with 8 Channel Multiplexer. Full- Duplex Serial Interface.	12 Bits	±2.5LSB Over Full Temperature Range (LTC1290B)	13µs	5V, or ±5V	5mA	J, N, S	12-Bit ADC with Built in 8 Channel Analog MUX and Sample/Hold. Compatible with All Microprocessors with Serial Ports. Software Configurable Bipolar or Unipolar Operation. Full Duplex Serial I/O.
LTC1292C	12-Bit, 8-Pin Analog to Digital Converter with Serial Output.	12 Bits	±2.5LSB Over Full Temperature Range (LTC1292B)	13µs	5V	5mA	J, N	12-Bit ADC, Unipolar Conversion of Single Differential Input. Separate Reference Pin Allows Reduced Span. Compatible with All Microprocessors with Serial Ports.
LTC1293C	12-Bit, Serial I/O, Analog to Digital Converter System with 6 Channel Multiplexer.	12 Bits	±2.5LSB Over Full Temperature Range (LTC1293B)	13µs	5V, or ±5V	5mA	J, N	12-Bit ADC with Built in 8 Channel MUX and Sample/ Hold. Compatible with All Microprocessors with Serial Ports. Software Configurable Bipolar or Unipolar Operation. Full Duplex Serial I/O.
LTC1294C	12-Bit, Serial I/O, Analog to Digital Converter System with 8 Channel Multiplexer.	12 Bits	±2.5LSB Over Full Temperature Range (LTC1294B)	13µs	5V, or ±5V	5mA	J, N	12-Bit ADC with Built in 8 Channel MUX and Sample/ Hold. Compatible with All Microprocessors with Serial Ports. Software Configurable Bipolar or Unipolar Operation. Half Duplex Serial I/O.

6



12-Bit, 3µs, 250kHz Sampling A/D Converter

FEATURES

- AD7572 Pin Out
- 12-Bit Resolution
- 3μs, 5μs, 8μs Conversion Times
- On-Chip Sample-and-Hold
- Up to 250kHz Sample Rates
- +5V Single Supply Operation
- No Negative Supply Required
- On-Chip 25ppm/°C Reference
- 75mW (Typ) Power Consumption
- 24-Pin Narrow DIP and SO Packages
- ESD Protected on all Pins

APPLICATIONS

- High Speed Data Acquisition
- Digital Signal Processing (DSP)
- Multiplexed Data Acquisition Systems
- Single Supply Systems

DESCRIPTION

The LTC1272 is a $3\mu s$, 12-bit, successive approximation sampling A/D converter. It has the same pinout as the industry standard AD7572 and offers faster conversion time, on-chip sample-and-hold, and single supply operation. It uses LTBiCMOS^M switched capacitor technology to combine a high speed 12-bit ADC with a fast, accurate sample-and-hold and a precision reference.


The LTC1272 operates with a single +5V supply but can also accept the +5V/–15V supplies required by the AD7572 (Pin 23, the negative supply pin of the AD7572, is not connected on the LTC1272). The LTC1272 has the same 0V to 5V input range as the AD7572 but, to achieve single supply operation, it provides a +2.42V reference output instead of the $-5.25\mathrm{V}$ of the AD7572. It plugs in for the AD7572 if the reference capacitor polarity is reversed and a $1\mu\mathrm{s}$ sample-and-hold acquisition time is allowed between conversions.

The output data can be read as a 12-bit word or as two 8-bit bytes. This allows easy interface to both 8-bit and higher processors. The LTC1272 can be used with a crystal or an external clock and comes in speed grades of $3\mu s$, $5\mu s$, and $8\mu s$.


LTBiCMOSTM is a trademark of Linear Technology Corporation

TYPICAL APPLICATION

Single 5V Supply, 3µs, 12-Bit Sampling ADC



1024 Point FFT, f_S = 250kHz, f_{IN} = 10kHz



6

ABSOLUTE MAXIMUM RATINGS

 (Notes 1 and 2)
 Supply Voltage (VDD)
 6V


 Analog Input Voltage (Note 3)
 -0.3V to +15V

 Digital Input Voltage
 -0.3V to 12V

 Digital Output Voltage
 -0.3V to VDD +0.3V

 Power Dissipation
 500mW

PACKAGE/ORDER INFORMATION



CONVERTER CHARACTERISTICS With Internal Reference (Note 4)

PARAMETER	CONDITIONS			LTC1272-XA MIN TYP MAX		LTC1272-XB MIN TYP MAX		LTC MIN	UNITS	
Resolution (No Missing Codes)	WAR .		•	12	awos [12		12	THE WARREST	Bits
Integral Linearity Error	(Note 5)			4 Vigs × 6,25V	±1/2		±1	ageathar	stloV ±1	LSB
		Com			±1/2		±1	31	±1	100
		Mil	•		±3/4		±1	portisik	±1	100
Differential Linearity Error	8		•		±1		±1	poA blott-i	ms-shu±18	LSB
Offset Error					±3		±3		±4	LSB
			•		±4		±5		±6	
Gain Error					±10		±10		±15	LSB
Full Scale Tempco	I _{OUT} (Refer	ence) = 0	•	±5	±25	±10	±25	±	:10 ±45	ppm/°C



INTERNAL REFERENCE CHARACTERISTICS (Note 4)

	S cautamorea Tourismont	LTC1272-XA/B			L1	I bann O		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
V _{REF} Output Voltage (Note 6)	I _{OUT} = 0	2.400	2.420	2.440	2.400	2.420	2.440	V
V _{REF} Output Tempco	I _{OUT} = 0	A 21 M A	5	25	escentario de la constitución de	10	45	ppm/°C
V _{REF} Line Regulation	$4.75V \le V_{DD} \le 5.25V$, $I_{OUT} = 0$	Marions	0.01	Jak Toronto	THE PERSON NAMED IN	0.01	y strippin	LSB/V
V _{REF} Load Regulation (Sourcing Current)	$0 \le I_{OUT} \le 1 \text{mA}$	NET THE PARTY.	2		*********	2	DOL TON	LSB/mA

DIGITAL AND DC ELECTRICAL CHARACTERISTICS (Note 4)

					LTC	1272-XA	/B/C	
SYMBOL	PARAMETER	CONDITIONS			MIN	TYP	MAX	UNITS
V _{IH}	High Level Input Voltage CS, RD, HBEN, CLK _{IN}	$V_{DD} = 5.25V$	•	2.4			V	
VIL MOIS	Low Level Input Voltage CS, RD, HBEN, CLKIN	$V_{DD} = 4.75V$		•		0.8		V
I _{IN}	Input Current CS, RD, HBEN	V _{IN} = 0V to V _{DD}			gaV EE		±10	μА
I _{IN}	Input Current CLK _{IN}	$V_{IN} = 0V \text{ to } V_{DD}$ $V_{DD} = 4.75V I_{OUT} = -10\mu\text{A}$			THE REAL PROPERTY.	±20		μА
V _{OH}	High Level Output Voltage All Logic Outputs	$V_{DD} = 4.75V$	$I_{OUT} = -10\mu A$	1000	1000	4.7		V
	265-01	***************************************	$I_{OUT} = -200\mu A$	•	4.0			TILL (design)
V _{OL}	Low Level Output Voltage All Logic Outputs	$V_{DD} = 4.75V$,	V _{DD} = 4.75V, I _{OUT} = 1.6mA		100 M		0.4	V
I _{OZ}	High-Z Output Leakage D11-D0/8	V _{OUT} = 0V to	V_{DD}		reaxe fi		±10	μА
C _{OZ}	High-Z Output Capacitance (Note 7)	HUND TH	On the last of the		Maria II		15	pF
ISOURCE	Output Source Current	V _{OUT} = 0V		30	spe la	-10		mA
I _{SINK}	Output Sink Current	V _{OUT} = V _{DD}	V _{OUT} = V _{DD}		era E	10	(01)	m.A
I _{DD}	Positive Supply Current	$\overline{CS} = \overline{RD} = V_D$	$\overline{CS} = \overline{RD} = V_{DD}, A_{IN} = 5V$		ones E	15	30	m/
PD	Power Dissipation	ma Bri	La engo Birl		nen E	75		mW

DYNAMIC ACCURACY (Note 4) f_{SAMPLE} = 250kHz (LTC1272-3), 166kHz (LTC1272-5), 111kHz (LTC1272-8)

SYMBOL	PARAMETER	CONDITIONS	LTC1272-XA/B/C MIN TYP MAX	UNITS
S/(N + D)	Signal to Noise Plus Distortion Ratio	10kHz Input Signal	72	dB
THD	Total Harmonic Distortion (Up to 5th Harmonic)	10kHz Input Signal	-82	dB
	Peak Harmonic or Spurious Noise	10kHz Input Signal	-82	dB

ANALOG INPUT (Note 4)

	TAN TYP MIN MIN TYP M	M XAM SYT ME	SHOR	LTO	C1272-XA/B/C	BUMAAS
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP MAX	UNITS	
VIN	Input Voltage Range	$4.75V \le V_{DD} \le 5.25V$		0	+5	V
I _{IN}	Input Current	9 mg			3.5	mA
CIN	Input Capacitance	MSE TO BE			50	pF
t _{ACQ}	Sample-and-Hold Acquisition Time	15 0			0.45 1	μѕ

TIMING CHARACTERISTICS (Note 8)

SYMBOL	PARAMETER 11 SIGS A SIVE ADM (22 AP)	CONDITIONS	unipolar input.	Vě	LTC1 MIN	1272-XA, TYP	/B/C MAX	UNITS
t ₁	CS to RD Setup Time	HUM notes	order madified his		0	I Vet	Carrie o	ns
t ₂	RD to BUSY Delay	C _L = 50pF	uri ancerator s	offi o	rasven to	80	190	ns
	Les conversion starts when HIGH.		COM Grade		edt tiods	hnev	230	nticenso
	Pin 98)- 25AD Locut This estimatory cine		MIL Grade	•			270	
t ₃	Data Access Time After RD↓	C _L = 20pF			pround	50	90	ns
	atout drivers when CS is low		COM Grade		fet2-earl	T-(II)	110	so-re0
	AND OF OUR STORY STORY		MIL Grade				120	-0110
	in 21): The CHIP SELECT Input must be in	C _I = 100pF			Bround	70	125	ns
	o recognize RD and HBEN inputs.	OCIA	COM Grade		world via	E.P.F. w	150	03/11-0
	(Pin 22): The BHSV Output is low when		MIL Grade		Permit Apr		170	-11/0/
t ₄	RD Pulse Width	MOR Sou	odernal TIUC	nA.	t ₃	000	\$1 mi9)	ns
	Autoriginal in a		COM Grade		t ₃	may b	Ble clock	compatil
	in 23): Not connected internally. The LTC1		MIL Grade		t ₃	neew)	ed helpe	inco ad
t ₅	CS to RD Hold Time	N SUIT . Beenisi	s MIN Phabas		0	anln d	GP-JOY	ns
t ₆	Data Setup Time After BUSY	- 9ID F			and also as a	40	70	ns
	Pia 24): Positive Supply: +5V.		COM Grade				90	- Handele
	A STATE OF THE PARTY OF THE PAR	-	MIL Grade				100	
t ₇	Bus Relinquish Time				20	30	75	ns
	Plants Plants Plants Plants Plants		COM Grade		20	99	85	
	este onse thee bart parts of a		MIL Grade	•	20	10	90	MMENON
t ₈ 080	HBEN to RD Setup Time	980 T80	680 880		0	80	WO	ns
t ₉ 880	HBEN to RD Hold Time	WOJ WOJ	E00 680		0	80	HOL	ns
t ₁₀	Delay Between RD Operations				200			ns
t ₁₁	Delay Between Conversions		811 is the MSB.	Q Lattu	n al crevo	124bit go	ant our Of	μѕ
t ₁₂	Aperture Delay of Sample and Hold	Jitter < 50ps				25		ns
t ₁₃	CLK to BUSY Delay				and the Contract of the	80	170	ns
			COM Grade		10300	13×63×94	220	N. COLLEGE
		THE STREET, SO	MIL Grade		STREET, ST	III Low	260	F 28.8
t _{CONV}	Conversion Time	Moren	J-mpH Isrgetni	•	12	199	13	CLK Cycles

The \bullet indicates specs which apply over the full operating temperature range; all other limits and typicals $T_A = 25^{\circ}C$.

Note 1: Absolute maximum ratings are those values beyond which the life of a device may be impaired.

Note 2: All voltage values are with respect to ground with DGND and AGND wired together (unless otherwise noted).

Note 3: When the analog input voltage is taken below ground it will be clamped by an internal diode. This product can handle, with no external diode, input currents of greater than 60mA below ground without latchup.

Note 4: $V_{DD}=5V$, $f_{CLK}=4MHz$ for LTC1272-3, 2.5MHz for LTC1272-5 and 1.6MHz for LTC1272-8, $t_r=t_f=5$ ns unless otherwise specified. For best analog performance, the LTC1272 clock should be synchronized to the \overline{RD} and \overline{CS} control inputs with at least 40ns separating convert start from the nearest clock edge.

Note 5: Linearity error is specified between the actual end points of the A/D transfer curve.

Note 6: The LTC1272 has the same 0V to 5V input range as the AD7572 but, to achieve single supply operation, it provides a +2.42V reference output instead of the -5.25V of the AD7572. This requires that the polarity of the reference bypass capacitor be reversed when plugging an LTC1272 into an AD7572 socket.

Note 7: Guaranteed by design, not subject to test.

Note 8: $V_{DD} = 5V$. Timing specifications are sample tested at 25°C to ensure compliance. All input control signals are specified with $t_r = t_f = 5$ ns (10% to 90% of +5V) and timed from a voltage level of +1.6V. See Figures 13 through 17.



PIN FUNCTIONS

AIN (Pin 1): Analog Input, OV to +5V unipolar input.

 V_{REF} (Pin 2): +2.42V Reference Output. When plugging into an AD7572 socket, reverse the reference bypass capacitor polarity and short the 10Ω series resistor.

AGND (Pin 3): Analog Ground

D11-D4 (Pins 4-11): Three-State Data Outputs

DGND (Pin 12): Digital Ground

D3/11-D0/8 (Pins 13-16): Three-State Data Outputs

CLK IN (Pin 17): Clock Input. An external TTL/CMOS compatible clock may be applied to this pin or a crystal can be connected between CLK IN and CLK OUT.

CLK OUT (Pin 18): Clock Output. An inverted CLK IN signal appears at this pin.

HBEN (Pin 19): High Byte Enable Input. This pin is used to multiplex the internal 12-bit conversion result into the lower bit outputs (D7-D0/8). See table below. HBEN also disables conversion starts when HIGH.

 \overline{RD} (Pin 20): READ Input. This active low signal starts a conversion when \overline{CS} and HBEN are low. \overline{RD} also enables the output drivers when \overline{CS} is low.

CS (Pin 21): The CHIP SELECT Input must be low for the ADC to recognize RD and HBEN inputs.

BUSY (**Pin 22**): The BUSY Output is low when a conversion is in progress.

NC (Pin 23): Not connected internally. The LTC1272 does not require negative supply. This pin can accommodate the –15V required by the AD7572 without problems.


V_{DD} (Pin 24): Positive Supply, +5V.

Data Bus Output, CS and RD = LOW

38	Pin 4	Pin 5	Pin 6	Pin 7	Pin 8	Pin 9	Pin 10	Pin 11	Pin 13	Pin 14	Pin 15	Pin 16
MNEMONIC*	D11	D10	D9	D8	D7	D6	D5	D4	D3/11	D2/10	D1/9	D0/8
HBEN = LOW	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
HBEN = HIGH	DB11	DB10	DB9	DB8	LOW	LOW	LOW	LOW	DB11	DB10	DB9	DB8


^{*}D11...D0/8 are the ADC data output pins.

TYPICAL PERFORMANCE CHARACTERISTICS



DB11...DB0 are the 12-bit conversion results, DB11 is the MSB.

TYPICAL PERFORMANCE CHARACTERISTICS



V_{DD} Supply Current vs Temperature

30

V_{DD} = 5V


f_{CLK} = 4MHz


20

20


-55 -25 0 25 50 75 100 125

TEMPERATURE (°C)





2.435 2.430 2.425 2.425 2.410 2.405 -5 -4 -3 -2 -1 0 1 2



*EFFECTIVE NUMBER OF BITS, ENOBS = $\frac{\text{S/(N + D)} - 1.76\text{dB}}{6.02}$

6

Conversion Details

Conversion start is controlled by the \overline{CS} , \overline{RD} and HBEN inputs. At the start of conversion the successive approximation register (SAR) is reset and the three-state data outputs are enabled. Once a conversion cycle has begun it cannot be restarted.

During conversion, the internal 12-bit capacitive DAC output is sequenced by the SAR from the most significant bit (MSB) to the least significant bit (LSB). Referring to Figure 1, the A_{IN} input connects to the sample-and-hold capacitor through a $300\Omega/2.7k\Omega$ divider. The voltage divider allows the LTC1272 to convert OV to 5V input signals while operating from a 4.5V supply. The conversion has two phases: the sample phase and the convert phase. During the sample phase, the comparator offset is nulled by the feedback switch and the analog input is stored as a charge on the sample-and-hold capacitor, CSAMPLE. This phase lasts from the end of the previous conversion until the next conversion is started. A minimum delay between conversions (t₁₀) of 1µs allows enough time for the analog input to be acquired. During the convert phase, the comparator feedback switch opens, putting the comparator into the compare mode. The sample-and-hold capacitor is switched to ground injecting the analog input charge onto the comparator summing junction. This input charge is successively compared to binary weighted charges supplied by the capacitive DAC. Bit decisions are made by the comparator (zero crossing detector) which checks the addition of each successive weighted bit from the DAC output. The MSB decision is made 50ns (typically) after the second falling edge of CLK IN following a conversion start. Similarly, the succeeding bit decisions are made approximately 50ns after a CLK IN edge until the conversion is finished. At the end of a conversion, the DAC output balances the A_{IN} output charge. The SAR contents (12-bit data word) which represent the A_{IN} input signal are loaded into a 12-bit latch.

Sample-and-Hold and Dynamic Performance

Traditionally A/D converters have been characterized by such specs as offset and full-scale errors, integral non-




Figure 1. A_{IN} Input

linearity and differential non-linearity. These specs are useful for characterizing an ADC's DC or low frequency signal performance.

These specs alone are not adequate to fully specify the LTC1272 because of its high speed sampling ability. FFT (Fast Fourrier Transform) test techniques are used to characterize the LTC1272's frequency response, distortion and noise at the rated throughput.

By applying a low distortion sine-wave and analyzing the digital output using a FFT algorithm, the LTC1272's spectral content can be examined for frequencies outside the fundamental. Figure 2 shows a typical LTC1272 FFT plot.




Figure 2. LTC1272 Non-Averaged, 1024 Point FFT Plot. f_S = 250kHz, f_{IN} = 10kHz

Signal to Noise Ratio

The Signal to Noise Ratio (SNR) is the ratio between the RMS amplitude of the fundamental input frequency to the RMS amplitude of all other frequency components at the A/D output. This includes distortion as well as noise products and for this reason it is sometimes referred to as Signal to Noise + Distortion [S/(N+D)]. The output is band limited to frequencies from DC to one half the sampling frequency. Figure 2 shows spectral content from DC to 125kHz which is 1/2 the 250kHz sampling rate.

Effective Number of Bits

The effective number of bits (ENOBs) is a measurement of the resolution of an A/D and is directly related to the S/(N + D) by the equation:

$$N = [S/(N + D) - 1.76]/6.02,$$

where N is the effective number of bits of resolution and S/(N + D) is expressed in dB. At the maximum sampling rate of 250kHz the LTC1272 maintains 11.5 ENOBs or better to 20kHz. Above 20kHz the ENOBs gradually decline, as shown in Figure 3, due to increasing second harmonic distortion. The noise floor remains approximately 90dB. The dynamic differential non-linearity remains good out to 120kHz as shown in Figure 4.




Figure 3. LTC1272 Effective Number of Bits (ENOBs) vs Input Frequency. $f_S = 250 \text{kHz}$




Figure 4. LTC1272 Dynamic DNL. $f_{CLK} = 4MHz$, $f_S = 250kHz$, $f_{IN} = 122.25342kHz$, $V_{CC} = 5V$

Total Harmonic Distortion

Total Harmonic Distortion (THD) is the ratio of the RMS sum of all harmonics of the input signal to the fundamental itself. The harmonics are limited to the frequency band between DC and one half the sampling frequency. THD is expressed as: 20 LOG [$\sqrt{V_2^2 + V_3^2 + V_N^2}/V_1$] where V_1 is the RMS amplitude of the fundamental frequency and V_2 through V_N are the amplitudes of the second through Nth harmonics.

Clock and Control Synchronization

For best analog performance, the LTC1272 clock should be synchronized to the $\overline{\text{CS}}$ and $\overline{\text{RD}}$ control inputs as shown in Figure 5, with at least 40ns separating convert start from the nearest CLK IN edge. This ensures that transitions at CLK IN and CLK OUT do not couple to the analog input and get sampled by the sample-and-hold. The magnitude of this feedthrough is only a few millivolts, but if CLK and convert start ($\overline{\text{CS}}$ and $\overline{\text{RD}}$) are asynchronous, frequency components caused by mixing the clock and convert signals may increase the apparent input noise.

When the clock and convert signals are synchronized, small endpoint errors (offset and full scale) are the most that can be generated by clock feedthrough. Even these errors (which can be trimmed out) can be eliminated by ensuring that the start of a conversion ($\overline{\text{CS}}$ and $\overline{\text{RD}}$ falling edge) does not occur within 40ns of a clock edge, as in




Figure 5. RD and CLK IN for Synchronous Operation

Figure 5. Nevertheless, even without observing this guideline, the LTC1272 is still compatible with AD7572 synchronization modes, with no increase in linearity error. This means that either the falling or rising edge of CLK IN may be near \overline{RD} 's falling edge.

Driving the Analog Input

The analog input of the LTC1272 is much easier to drive than that of the AD7572. The input current is not modulated by the DAC as in the AD7572. It has only one small current spike from charging the sample-and-hold capacitor at the end of the conversion. During the conversion the analog input draws only DC Current. The only requirement is that the amplifier driving the analog input must settle after the small current spike before the next conversion is started. Any op amp that settles in $1\mu s$ to small current transients will allow maximum speed operation. If slower op amps are used, more settling time can be provided by increasing the time between conversions. Suitable devices capable of driving the LTC1272 $A_{\rm IN}$ input include the LT1006 and LT1007 op amps.

Internal Clock Oscillator

Figure 6 shows the LTC1272 internal clock circuit. A crystal or ceramic resonator may be connected between CLK IN (Pin 17) and CLK OUT (Pin 18) to provide a clock oscillator for ADC timing. Alternatively the crystal/resonator may be omitted and an external clock source may be




Figure 6. LTC1272 Internal Clock Circuit

connected to CLK IN. For an external clock the duty cycle is not critical. An inverted CLK IN signal will appear at the CLK OUT pin as shown in the operating waveforms of Figure 7. Capacitance on the CLK OUT pin should be minimized for best analog performance.

Internal Reference

The LTC1272 has an on-chip, temperature-compensated, curvature corrected, bandgap reference, which is factory trimmed to 2.42V ±1%. It is internally connected to the DAC and is also available at Pin 2 to provide up to 1mA current to an external load.

For minimum code transition noise the reference output should be decoupled with a capacitor to filter wideband noise from the reference ($10\mu F$ tantalum in parallel with a $0.1\mu F$ ceramic). A simplified schematic of the reference with its recommended decoupling is shown in Figure 8.




Figure 7. Operating Waveforms Using an External Clock Source for CLK IN




Figure 8. LTC1272 Internal 2.42V Reference

Unipolar Operation

Figure 9 shows the ideal input/output characteristic for the OV to 5V input range of the LTC1272. The code transitions occur midway between successive integer LSB values (i.e., 1/2 LSB, 3/2 LSBs, 5/2 LSBs . . . FS-3/2 LSBs). The output code is natural binary with 1 LSB = FS/4096 = (5/4096)V = 1.22mV.

Unipolar Offset and Full-Scale Error Adjustment

In applications where absolute accuracy is important, then offset and full-scale error can be adjusted to zero. Offset




Figure 9. LTC1272 Ideal Input/Output Transfer Characteristic

error must be adjusted before full-scale error. Figure 10 shows the extra components required for full-scale error adjustment. Zero offset is achieved by adjusting the offset of the op amp driving A_{IN} (i.e., A1 in Figure 10). For zero offset error apply 0.61mV (i.e., 1/2 LBS) at V_{IN} and adjust the op amp offset voltage until the ADC output code flickers between 0000 0000 0000 and 0000 0000 0001.

For zero full-scale error apply an analog input of 4.99817V (i.e., FS-3/2 LSBs or last code transition) at $V_{\rm IN}$ and adjust R1 until the ADC output code flickers between 1111 1111 1110 and 1111 1111 1111.




Figure 10. Unipolar OV to +5V Operation with Gain Error Adjust

Application Hints

Wire wrap boards are not recommended for high resolution or high-speed A/D converters. To obtain the best performance from the LTC1272 a printed circuit board is required. Layout for the printed circuit board should ensure that digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital track alongside an analog signal track or underneath the LTC1272. The analog input should be screened by AGND.

A single point analog ground separate from the logic system ground should be established with an analog ground plane at Pin 3 (AGND) or as close as possible to the LTC1272, as shown in Figure 11. Pin 12 (LTC1272 DGND) and all other analog grounds should be connected to this single analog ground point. No other digital grounds should be connected to this analog ground point. Low impedance analog and digital power supply common returns are essential to low noise operation of the ADC and

the foil width for these tracks should be as wide as possible.

Noise: Input signal leads to A_{IN} and signal return leads from AGND (Pin 3) should be kept as short as possible to minimize input noise coupling. In applications where this is not possible, a shielded cable between source and ADC is recommended. Also, since any potiential difference in grounds between the signal source and ADC appears as an error voltage in series with the input signal, attention should be paid to reducing the ground circuit impedances as much as possible.

In applications where the LTC1272 data outputs and control signals are connected to a continuously active microprocessor bus, it is possible to get LSB errors in conversion results. These errors are due to feedthrough from the microprocessor to the successive approximation comparator. The problem can be eliminated by forcing the microprocessor into a WAIT state during conversion (see Slow Memory Mode interfacing), or by using three-state buffers to isolate the LTC1272 data bus.

Timing and Control

Conversion start and data read operations are controlled by three LTC1272 digital inputs; HBEN, \overline{CS} and \overline{RD} . Figure 12 shows the logic structure associated with these inputs. The three signals are internally gated so that a logic "0" is required on all three inputs to initiate a conversion. Once initiated it cannot be restarted until conversion is complete. Converter status is indicated by the \overline{BUSY} output, and this is low while conversion is in progress.




Figure 11. Power Supply Grounding Practice

There are two modes of operation as outlined by the timing diagrams of Figures 13 to 17. Slow Memory Mode is designed for microprocessors which can be driven into a WAIT state, a READ operation brings $\overline{\text{CS}}$ and $\overline{\text{RD}}$ low which initiates a conversion and data is read when conversion is complete.

The second is the ROM Mode which does not require microprocessor WAIT states. A READ operation brings $\overline{\text{CS}}$ and $\overline{\text{RD}}$ low which initiates a conversion and reads the previous conversion result.





Figure 12. Internal Logic for Control Inputs CS, RD and HBEN



*THE LTC1272 IS ALSO COMPATIBLE WITH THE AD7572 SYNCHRONIZATION MODES. SEE "DIGITAL INTERFACE" TEXT.

Figure 13. RD and CLK IN for Synchronous Operation

Table 1. Data Bus Output, CS and RD = Low

	The state of the s										111111111111111111111111111111111111111	
	PIN 4	PIN 5	PIN 6	PIN 7	PIN 8	PIN 9	PIN 10	PIN 11	PIN 13	PIN 14	PIN 15	PIN 16
Data Outputs*	D11	D10	D9	D8	D7	D6	D5	D4	D3/11	D2/10	D1/9	D0/8
HBEN = Low	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
HBEN = High	DB11	DB10	DB9	DB8	Low	Low	Low	Low	DB11	DB10	DB9	DB8

Note: *D11 . . . D0/8 are the ADC data output pins

DB11 . . . DB0 are the 12-bit conversion results. DB11 is the MSB






Figure 14. Slow Memory Mode, Parallel Read Timing Diagram

Table 2. Slow Memory Mode, Parallel Read Data Bus Status

Data Outputs	D11	D10	D9	D8	D7	D6	D5	D4	D3/11	D2/10	D1/9	D0/8
Read	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0

Data Format

The output data format can be either a complete parallel load for 16-bit microprocessors or a two byte load for 8-bit microprocessors. Data is always right justified (i.e., LSB is the most right-hand bit in a 16-bit word). For a two byte read, only data outputs D7. . . D0/8 are used. Byte selection is governed by the HBEN input which controls an internal digital multiplexer. This multiplexes the 12-bits of conversion data onto the lower D7. . . D0/8 outputs (4 MSBs or 8 LSBs) where it can be read in two read cycles. The 4 MSB's always appear on D11 . . . D8 whenever the three-state output drives are turned on.

Slow Memory Mode, Parallel Read (HBEN = Low)

Figure 14 and Table 2 show the timing diagram and data bus status for Slow Memory Mode, Parallel Read. \overline{CS} and \overline{RD} going low triggers a conversion and the LTC1272 acknowledges by taking \overline{BUSY} low. Data from the previous conversion appears on the three-state data outputs. \overline{BUSY} returns high at the end of conversion when the output latches have been updated and the conversion result is placed on data outputs D11 . . . D0/8.

Slow Memory Mode, Two Byte Read

For a two byte read only 8 data outputs D7...D0/8 are used. Conversion start procedure and data output status for the first read operation is identical to Slow Memory Mode, Parallel Read. See Figure 15 timing diagram and Table 3 data bus status. At the end of conversion the low data byte (DB7...DB0) is read from the ADC. A second READ operation with HBEN high, places the high byte on data outputs D3/11...D0/8 and disables conversion start. Note the 4 MSB's appear on data outputs D11...D8 during the two READ operations above.

ROM Mode, Parallel READ (HBEN = Low)

The ROM Mode avoids placing a microprocessor into a WAIT state. A conversion is started with a READ operation and the 12 bits of data from the previous conversion is available on data outputs D11 . . . D0/8 (see Figure 16 and Table 4). This data may be disregarded if not required. A second READ operation reads the new data (DB11 . . . DB0) and starts another conversion. A delay at least as long as the LTC1272 conversion time plus the $1\mu s$ minimum delay between conversions must be allowed between READ operations.




Figure 15. Slow Memory Mode, Two Byte Read Timing Diagram

Table 3. Slow Memory Mode, Two Byte Read Data Bus Status

Data Outputs	D7	D6	D5	D4	D3/11	D2/10	D1/9	D0/8
First Read	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Second Read	Low	Low	Low	Low	DB11	DB10	DB9	DB8




Figure 16. ROM Mode, Parallel Read Timing Diagram

Table 4. ROM Mode, Parallel Read Data Bus Status

Data Outputs	D11	D10	D9	D8	D7	D6	D5	D4	D3/11	D2/10	D1/9	D0/8
First Read (Old Data)	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Second Read	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0






Figure 17. ROM Mode, Two Byte Read Timing Diagram

Table 5. ROM Mode, Two Byte Read Data Bus Status

Data Outputs	D7	D6	D5	D4	D3/11	D2/10	D1/9	D0/8
First Read	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Second Read	Low	Low	Low	Low	DB11	DB10	DB9	DB8
Third Read	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0

ROM Mode, Two Byte READ

As previously mentioned for a two byte read, only data outputs D7 . . . D0/8 are used. Conversion is started in the normal way with a READ operation and the data output status is the same as the ROM Mode, Parallel Read. See Figure 17 timing diagram and Table 5 data bus status. Two more READ operations are required to access the new conversion result. A delay equal to the LTC1272 conversion time must be allowed between conversion start and the second data READ operation. The second READ operation, with HBEN high, disables conversion start and places the high byte (4 MSBs) on data outputs D3/11 . . . D018. A third read operation accesses the low data byte (DB7 . . . DB0) and starts another conversion. The 4 MSB's appear on data outputs D11 . . . D8 during all three read operations above.

Microprocessor Interfacing

The LTC1272 is designed to interface with microprocessors as a memory mapped device. The $\overline{\text{CS}}$ and $\overline{\text{RD}}$ control inputs are common to all peripheral memory interfacing. The HBEN input serves as a data byte select for 8-bit processors and is normally connected to the microprocessor address bus.

MC68000 Microprocessor

Figure 18 shows a typical interface for the MC68000. The LTC1272 is operating in the Slow Memory Mode. Assuming the LTC1272 is located at address C000, then the following single 16-bit MOVE instruction both starts a conversion and reads the conversion result:

Move.W \$C000,D0



6

APPLICATIONS INFORMATION




Figure 18. LTC1272 MC68000 Interface

At the beginning of the instruction cycle when the ADC address is selected, BUSY and CS assert DTACK, so that the MC68000 is forced into a WAIT state. At the end of conversion BUSY returns high and the conversion result is placed in the D0 register of the microprocessor.

8085A, Z80 Microprocessor

Figure 19 shows a LTC1272 interface for the Z80 and 8085A. The LTC1272 is operating in the Slow Memory Mode and a two byte read is required. Not shown in the figure is the 8-bit latch required to demultiplex the 8085A common address/data bus. A0 is used to assert HBEN, so that an even address (HBEN = LOW) to the LTC1272 will start a conversion and read the low data byte. An odd address (HBEN = HIGH) will read the high data byte. This




Figure 19. LTC1272 8085A/Z80 Interface

is accomplished with the single 16-bit LOAD instruction below.

For the 8085A LHLD (B000)
For the Z80 LDHL, (B000)

This is a two byte read instruction which loads the ADC data (address B000) into the HL register pair. During the first read operation, BUSY forces the microprocessor to WAIT for the LTC1272 conversion. No WAIT states are inserted during the second read operation when the microprocessor is reading the high data byte.

TMS32010 Microcomputer

Figure 20 shows an LTC1272 TMS32010 interface. The LTC1272 is operating in the ROM Mode. The interface is designed for a maximum TMS32010 clock frequency of 18MHz but will typically work over the full TMS32010 clock frequency range.

The LTC1272 is mapped at a port address. The following I/O instruction starts a conversion and reads the previous conversion result into data memory.

When conversion is complete, a second I/O instruction reads the up-to-date data into memory and starts another conversion. A delay at least as long as the ADC conversion time must be allowed between I/O instructions.




Figure 20. LTC1272 TMS32010 Interface

Compatibility with the AD7572

Figure 21 shows the simple, single 5V configuration recommended for new designs with the LTC1272. If an AD7572 replacement or upgrade is desired, the LTC1272 can be plugged into an AD7572 socket with minor modifications. It can be used as a replacement or to upgrade with sample-and-hold, single supply operation and reduced power consumption.

The LTC1272, while consuming less power overall than the AD7572, draws more current from the +5V supply (it draws no power from the -15V supply). Also, a $1\mu s$

minimum time between conversions must be provided to allow the sample-and-hold to reacquire the analog input. Figure 22 shows that if the clock is synchronous with \overline{CS} and \overline{RD} , it is only necessary to short out the $10 \mu F$ bypass resistor and reverse the polarity of the $10 \mu F$ bypass capacitor on the V_{REF} pin. The -15 V supply is not required and can be removed, or, because there is no internal connection to Pin 23, it can remain unmodified. The clock can be considered synchronous with \overline{CS} and \overline{RD} in cases where the LTC1272 CLK IN signal is derived from the same clock as the microprocessor reading the LTC1272.




Figure 21. Single 5V Supply, 3µs, 12-Bit Sampling ADC





Figure 22. Plugging the LTC1272 into an AD7572 Socket Case 1: Clock Synchronous with $\overline{\text{CS}}$ and $\overline{\text{RD}}$

If the clock signal for the AD7572 is derived from a separate crystal or other signal which is not synchronous with the microprocessor clock, then the signals need to be synchronized for the LTC1272 to achieve best analog performance (see Clock and Control Synchronization). The best way to synchronize these signals is to drive the CLK IN pin of the LTC1272 with a derivative of the processor clock, as mentioned above and shown in Figure 22. Another way, shown in Figure 23, is to use a flip-flop to synchronize the $\overline{\rm RD}$ to the LTC1272 with the CLK IN signal. This method will work but has two disavantages

over the first: Because the \overline{RD} is delayed by the flip-flop, the actual conversion start and the enabling of the LTC1272's \overline{BUSY} and data outputs can take up to one CLK IN cycle to respond to a $\overline{RD} \downarrow$ convert command from the processor. The sampling of the analog input no longer occurs at the processor's falling \overline{RD} edge but may be delayed as much as one CLK IN cycle. Although the LTC1272 will still exhibit excellent DC performance, the flip-flop will introduce jitter into the sampling which may reduce the usefulness of this method for AC systems.



- * THE LTC1272 HAS THE SAME OV TO 5V INPUT RANGE BUT PROVIDES A +2.42V REFERENCE OUTPUT AS OPPOSED TO THE -5.25V OF THE AD7572. FOR PROPER OPERATION, REVERSE THE REFERENCE CAPACITOR POLARITY AND SHORT OUT THE 10Ω RESISTOR.
- ** THE D FLIP-FLOP SYNCHRONIZES THE CONVERSION START SIGNAL $(\overline{RD1})$ TO THE ADC CLK_{QUT} SIGNAL TO PREVENT OUTPUT CODE NOISE WHICH OCCURS WITH AN ASYNCHRONOUS CLOCK.
- [†] THE LTC1272 CAN ACCOMMODATE THE -15V SUPPLY OF THE AD7572 BUT DOES NOT REQUIRE IT. PIN 23 OF THE LTC1272 IS NOT INTERNALLY CONNECTED.

LTC1272 • TA05

Figure 23. Plugging the LTC1272 into an AD7572 Socket Case 2: Clock Not Synchronous with \overline{CS} and \overline{RD}



LINEAR

3V Single Chip 12-Bit Data Acquisition System

FEATURES

- Single Supply 3.3V or ±3.3V Operation
- Built-In Sample-and-Hold
- Direct 3-Wire Interface to Most MPU Serial Ports and All MPU Parallel Ports
- 30kHz Maximum Throughput Rate

KEY SPECIFICATIONS

- Minimum Guaranteed Supply Voltage: 2.7V
- Resolution: 12 Bits
- Fast Conversion Time: 24µs Max Over Temp.
- Low Supply Current: 1.0mA

TYPICAL APPLICATION

- Battery-Powered Instruments
- Data Logger
- Data Acquisition Modules

DESCRIPTION


The LTC1287 is a 3V data acquisition component which contains a serial I/O successive approximation A/D converter. The device specifications are guaranteed at a supply voltage of 2.7V. It uses LTCMOS™ switched capacitor technology to perform a 12-bit unipolar, A/D conversion. The differential input has an on-chip sample-and-hold on the (+) input.

The serial I/O is designed to communicate without external hardware to most MPU serial ports and all MPU parallel I/O ports allowing data to be transmitted and received over three wires. The low voltage operating capability and the low power consumption of this device make it ideally suited for battery applications. Given the ease of use, small package size and the minimum number of interconnects for I/O, the LTC1287 can be used for remote sensing applications.


LTCMOS is a trademark of Linear Technology Corporation

6

3V Differential Input Data Acquisition System



 FOR OVERVOLTAGE PROTECTION, LIMIT THE INPUT CURRENT TO 15mA PER PIN OR CLAMP THE INPUTS TO V_{CC} AND GND WITH 1M4148 DIODES. CONVERSION RESULTS ARE NOT VALID WHEN THE SELECTED CHANNEL OR OTHER CHANNEL IS OVERVOLTAGED (V_{IN} < GND OR V_{IN} > V_{CC}). SEE SECTION ON OVERVOLTAGE PROTECTION IN THE APPLICATIONS INFORMATION. INL with $V_{RFF} = 1.2V$




ABSOLUTE MAXIMUM RATINGS

(Notes 1 and 2)

Supply Voltage (V _{CC}) to GND	12V
Voltage	
Analog and Reference Inputs0.3V to V _{CC}	+ 0.3V
Digital Inputs0.3V	to 12V
Digital Outputs0.3V to V _{CC}	+0.3V
Power Dissipation 5	
Operating Temperature Range	
LTC1287BI, LTC1287CI40°C TO	0 85°C
LTC1287BC, LTC1287CC 0°C t	o 70°C
Storage Temperature Range65°C to	150°C
Lead Temperature (Soldering, 10 sec.)	300°C

PACKAGE/ORDER INFORMATION



CONVERTER AND MULTIPLEXER CHARACTERISTICS (Note 3)

PARAMETER 1888 SAT NOVIO 2000 SONG	CONDITIONS		LTC1287B MIN TYP MAX	LTC1287C MIN TYP MAX	UNITS
Offset Error	V _{CC} = 2.7V (Note 4)		±3.0	±3.0	LSB
Linearity Error (INL)	V _{CC} = 2.7V (Notes 4 & 5)		±0.5	±0.5	LSB
Gain Error	V _{CC} = 2.7V (Note 4)		±0.5	±1.0	LSB
Minimum Resolution for Which No Missing Codes are Guaranteed	UNCAMOS is a tradematic of Union	•	12	uboM doblawooA	Bits
Analog and REF Input Range	(Note 7)		(V ⁻) - 0.05V	to V _{CC} + 0.05V	V
On Channel Leakage Current (Note 8)	On Channel = 3V Off Channel = 0V	•	±1	±1	μА
	On Channel = 0V Off Channel = 3V	•	at I [‡] t to Data Acquis	Itherettio V8 ±1	μА
Off Channel Leakage Current (Note 8)	On Channel = 3V Off Channel = 0V	•	±1	±1	μА
	On Channel = 0V Off Channel = 3V	•	±1	±1	μА

AC CHARACTERISTICS (Note 3)

					B7B/LTC		
SYMBOL	PARAMETER	CONDITIONS		MIN TYP MAX			UNITS
f _{CLK}	Clock Frequency	(Note 6)		(Note 9)		0.5	MHz
t _{SMPL}	Analog Input Sample Time	See Operating Sequence		4	1.5		CLK Cycles
t _{CONV}	Conversion Time	See Operating Sequence	-		12		CLK Cycles
tcyc	Total Cycle Time	See Operating Sequence (Note 6)		14 CLK+ 5.0μs			Cycles
t _{dDO}	Delay Time, CLK↓ to D _{OUT} Data Valid	See Test Circuits		DIVID ENA	250	450	ns
t _{dis}	Delay Time, CS↑ to D _{OUT} Hi-Z	See Test Circuits	•	O GVE SOUV)	80	160	ns
t _{en}	Delay Time, CLK↓ to D _{OUT} Enabled	See Test Circuits		SECTION DE	130	250	ns

AC CHARACTERISTICS (Note 3)

SYMBOL	PARAMETER	CONDITIONS		LTC12 MIN	87B/LTC TYP	1287C MAX	UNITS
t _{hDO}	Time Output Data Remains Valid After CLK↓	1-1-1-1-1-1-1-1-1			50		ns
tf	D _{OUT} Fall Time	See Test Circuits	•		40	100	ns
t _r	D _{OUT} Rise Time	See Test Circuits	•		40	100	ns
twhclk	CLK High Time	V _{CC} = 3V (Note 6)		600			ns
twlclk	CLK Low Time	V _{CC} = 3V (Note 6)		800			ns
t _{suCS}	Setup Time, CS↓ Before CLK↑	V _{CC} = 3V (Note 6)		100			ns
twhcs	CS High Time Between Data Transfer Cycles	V _{CC} = 3V (Note 6)		5.0			μs
twLCS	CS Low Time During Data Transfer	V _{CC} = 3V (Note 6)		14			CLK Cycles
C _{IN}	Input Capacitance	Analog Inputs On Channel Analog Inputs Off Channel Digital Inputs	3.6	2 18 6	0	8 08 9.1 SUPPLY	pF pF pF

DIGITAL AND DC ELECTRICAL CHARACTERISTICS (Note 3)

SYMBOL	PARAMETER 200 200 200 200 200 200 200 200 200 20	CONDITIONS		LTC12 MIN	287B/LTC TYP	1287C MAX	UNITS
V _{IH}	High Level Input Voltage	V _{CC} = 3.6V	•	2.1			V
V _{IL}	Low Level Input Voltage	V _{CC} = 3.0V	•			0.45	V
I _{IH}	High Level Input Current	V _{IN} = V _{CC}	•			2.5	μА
IIL	Low Level Input Current	V _{IN} = 0V	•			-2.5	μА
V _{OH}	High Level Output Voltage	$V_{CC} = 3.0V, I_0 = 20\mu A$ $I_0 = 400\mu A$		2.7	2.90 2.85		V
V _{OL}	Low Level Output Voltage	$V_{CC} = 3.0V, I_0 = 20\mu A$ $I_0 = 400\mu A$		10 00	0.05 0.10	0.3	V
loz	High Z Output Leakage	$V_{OUT} = V_{CC}, \overline{CS}$ High $V_{OUT} = 0V, \overline{CS}$ High	•	(V) 32	AY, JOY 301	3 -3	μA μA
ISOURCE	Output Source Current	V _{OUT} = 0V			-10	all ni syn	mA
I _{SINK}	Output Sink Current	V _{OUT} = V _{CC}			9	endered	mA
Icc	Positive Supply Current	CS High	•	TIT	1.5	5	mA
I _{REF}	Reference Current	V _{REF} = 2.5V	•		10	50	μА

The \bullet denotes specifications which apply over the operating temperature range; all other limits and typicals $T_A=25\,^\circ\text{C}.$

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: All voltage values are with respect to ground (unless otherwise noted).

Note 3: V_{CC} = 3V, V_{REF} = 2.5V, CLK = 500kHz unless otherwise specified.

Note 4: One LSB is equal to V_{REF} divided by 4096. For example, when $V_{REF} = 2.5V$, 1LSB = 2.5V/4096 = 0.61mV.

Note 5: Integral nonlinearity error is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.


Note 6: Recommended operating conditions.


Note 7: Two on-chip diodes are tied to each analog input which will conduct for analog voltages one diode drop below GND or one diode drop above V_{CC} . Be careful during testing at low V_{CC} levels, as high level analog inputs can cause this input diode to conduct, especially at elevated temperature, and cause errors for inputs near full scale. This spec allows 50mV forward bias of either diode. This means that as long as the analog input does not exceed the supply voltage by more than 50mV, the output code will be correct.


Note 8: Channel leakage current is measured after the channel selection. **Note 9:** Increased leakage currents at elevated temperatures cause the S/H to droop, therefore it is recommended that $f_{CLK} \ge 30$ kHz at 85°C and $f_{CLK} \ge 3$ kHz at 25°C.





TYPICAL PERFORMANCE CHARACTERISTICS


























6


TYPICAL PERFORMANCE CHARACTERISTICS









Sample-and-Hold Acquisition Time vs Source Resistance



Input Channel Leakage Current vs Temperature



Noise Error vs Reference Voltage




- MAXIMUM CLK FREQUENCY REPRESENTS THE CLK FREQUENCY AT WHICH A 0.1LSB SHIFT IN THE ERROR AT ANY CODE TRANSITION FROM ITS 500kHz VALUE IS FIRST DETECTED.
- AS THE CLK FREQUENCY IS DECREASED FROM 1MHz, MINIMUM CLK FREQUENCY (AERROR S O.1LSB) REPRESENTS THE FREQUENCY AT WHICH A 0.1LSB SHIFT IN ANY CODE TRANSITION FROM ITS SOOKHZ VALUE IS FIRST DETECTED.
- *** MAXIMUM R_{FILTER} REPRESENTS THE FILTER RESISTOR VALUE AT WHICH A 0.1LSB CHANGE IN FULL SCALE ERROR FROM ITS VALUE AT R_{FILTER} = 0Ω IS FIRST DETECTED.

PIN FUNCTIONS

#	PIN	FUNCTION	DESCRIPTION
1	CS	Chip Select Input	A logic low on this input enables the LTC1287.
2, 3	+IN, -IN	Analog Inputs	These inputs must be free of noise with respect to GND.
4	GND	Analog Ground	GND should be tied directly to an analog ground plane.
5	V _{REF}	Reference Input	The reference input defines the span of the A/D converter and must be kept free of noise with respect to GND.
6	DOUT	Digital Data Output	The A/D conversion result is shifted out of this output.
7	CLK	Shift Clock	This clock synchronizes the serial data transfer.
8	V _{CC}	Positive Supply	This supply must be kept free of noise and ripple by bypassing directly to the analog ground plane.




BLOCK DIAGRAM




TEST CIRCUITS


On and Off Channel Leakage Current




Load Circuit for t_{dis} and t_{en}



Load Circuit for t_{dDO}, t_r and t_f




Voltage Waveforms for D_{OUT} Delay Time, t_{dDO}



Voltage Waveforms for Dour Rise and Fall Times, tr, tf




Voltage Waveforms for t_{dis}



LTC1287 TC06

NOTE 1: WAVEFORM 1 IS FOR AN OUTPUT WITH INTERNAL CONDITIONS SUCH THAT THE OUTPUT IS HIGH UNLESS DISABLED BY THE OUTPUT CONTROL. NOTE 2: WAVEFORM 2 IS FOR AN OUTPUT WITH INTERNAL CONDITIONS SUCH THAT THE OUTPUT IS LOW UNLESS DISABLED BY THE OUTPUT CONTROL.

TEST CIRCUITS



APPLICATIONS INFORMATION

The LTC1287 is a data acquisition component which contains the following functional blocks:

- 1. 12-bit successive approximation capacitive A/D converter
- 2. Analog multiplexer (MUX)
- 3. Sample-and-hold (S/H)
- 4. Synchronous, half-duplex serial interface
- 5. Control and timing logic

DIGITAL CONSIDERATIONS

Serial Interface

The LTC1287 communicates with microprocessors and other external circuitry via a synchronous, half-duplex, three-wire serial interface (see Operating Sequence). The clock (CLK) synchronizes the data transfer with each bit being transmitted on the falling CLK edge. The LTC1287

does not require a configuration input word and has no D_{IN} pin. It is permanently configured to have a single differential input and to operate in unipolar mode. A falling \overline{CS} initiates data transfer. The first CLK pulse enables D_{OUT} . After one null bit, the A/D conversion result is output on the D_{OUT} line with a MSB-first sequence followed by a LSB-first sequence. With the half duplex serial interface the D_{OUT} data is from the current conversion. This provides easy interface to MSB- or LSB-first serial ports. Bringing \overline{CS} high resets the LTC1287 for the next data exchange.

Logic Levels

The logic level standards for this supply range have not been well defined. What standards that do exist are not universally accepted. The trip point on the logic inputs of the LTC1287 is $0.28 \times V_{CC}$. This makes the logic inputs compatible with HC-type levels and processors that are




Figure 1. LTC1287 Operating Sequence



specified at 3.3V. The output $\mathsf{D}_{\mathsf{OUT}}$ is also compatible with the above standards. The following summarizes such levels.

V _{OH} (no load)	$V_{CC} - 0.1V$	
V _{OL} (no load)	0.1V	
V _{OH}	$0.9 \times V_{CC}$	
V _{OL}	$0.1 \times V_{CC}$	
VIH	$0.7 \times V_{CC}$	
V _{IL}	$0.2 \times V_{CC}$	

The LTC1287 can be driven with 5V logic even when V_{CC} is at 3.3V. This is due to a unique input protection device that is found on the LTC1287.

Microprocessor Interfaces

The LTC1287 can interface directly (without external hardware) to most popular microprocessor (MPU) synchronous serial formats. If an MPU without a serial interface is used, then three of the MPU's parallel port lines can be programmed to form the serial link to the LTC1287. Many of the popular MPUs can operate with 3V supplies. For example the MC68HC11 is an MPU with a serial format (SPI). Likewise parallel MPUs that have the 8051 type architecture are also capable of operating at this voltage range. The code for these processors remains the same and can be found in the LTC1292 data sheet.

Sharing the Serial Interface

The LTC1287 can share the same two-wire serial interface with other peripheral components or other LTC1287s (Figure 2). In this case, the $\overline{\text{CS}}$ signals decide which LTC1287 is being addressed by the MPU.

ANALOG CONSIDERATIONS

Grounding

The LTC1287 should be used with an analog ground plane and single point grounding techniques. Do not use wire wrapping techniques to breadboard and evaluate the device. To achieve the optimum performance use a PC board. The ground pin (Pin 4) should be tied directly to the ground plane with minimum lead length (a low profile socket is fine). Pin 7 (V_{CC}) should be bypassed to the ground plane with a 22µF (minimum value) tantalum with leads as short as possible and as close as possible to the pin. A 0.1 µF ceramic disk also should be placed in parallel with the 22µF and again with leads as short as possible and as close to V_{CC} as possible. Figure 3 shows an example of an ideal LTC1287 ground plane design for a two-sided board. Of course this much ground plane will not always be possible, but users should strive to get as close to this ideal as possible.

Bypassing

For good performance, V_{CC} must be free of noise and ripple. Any changes in the V_{CC} voltage with respect to ground during a conversion cycle can induce errors or noise in the output code. V_{CC} noise and ripple can be kept below 0.5mV by bypassing the V_{CC} pin directly to the analog plane with a minimum of $22\mu F$ tantalum capacitor and with leads as short as possible. The lead from the device to the V_{CC} supply also should be kept to a minimum and the V_{CC} supply should have a low output impedance




Figure 2. Several LTC1287s Sharing One 2-Wire Serial Interface




Figure 3. Example Ground Plane for the LTC1287



such as obtained from a voltage regulator (e.g., LT1117). For high frequency bypassing a 0.1 μ F ceramic disk placed in parallel with the 22 μ F is recommended. Again the leads should be kept to a minimum. Using a battery to power the LTC1287 will help reduce the amount of bypass capacitance required on the V_{CC} pin. A battery placed close to the device will only require 10 μ F to adequately bypass the supply pin. Figure 4 shows the effect of poor V_{CC} bypassing. Figure 5 shows the settling of a LT1117 low dropout regulator with a 22 μ F bypass capacitor. The noise and ripple is kept around 0.5 mV. Figure 6 shows the response of a lithium battery with a 10 μ F bypass capacitor. The noise and ripple is kept below 0.5 mV.

Analog Inputs

Because of the capacitive redistribution A/D conversion techniques used, the analog inputs of the LTC1287 have




Figure 4. Poor V_{CC} Bypassing. Noise and Ripple Can Cause A/D Errors




Figure 5. LT1117 Regulator with 22µF Bypassing on V_{CC}




Figure 6. Lithium Battery with 10 μF Bypassing on V_{CC}

capacitive switching input current spikes. These current spikes settle quickly and do not cause a problem. If large source resistances are used or if slow settling op amps drive the inputs, take care to insure the transients caused by the current spikes settle completely before the conversion begins.

Source Resistance

The analog inputs of the LTC1287 look like a 100pF capacitor (C_{IN}) in series with a 1.5k resistor (R_{ON}) . This value for R_{ON} is for V_{CC} = 2.7V. With larger supply voltages R_{ON} will be reduced. For example, with V_{CC} = 2.7V and V^- = -2.7V, R_{ON} becomes 500Ω . C_{IN} gets switched between (+) and (–) inputs once during each conversion cycle. Large external source resistors and capacitances will slow the settling of the inputs. It is important that the overall RC time constant is short enough to allow the analog inputs to settle completely within the allowed time.




Figure 7. Analog Input Equivalent Circuit




"+" Input Settling


The input capacitor is switched onto the "+" input during the sample phase (t_{SMPL} , see Figures 8a, 8b and 8c). The sample period can be as short as $t_{WH\overline{CS}} + 0.5$ CLK cycle or as long as $t_{WH\overline{CS}} + 1.5$ CLK cycles before a conversion starts. This variability depends on where \overline{CS} falls relative to CLK. The voltage on the "+" input must settle completely within the sample period. Minimizing R_{SOURCE} + and C1 will improve the settling time. If large "+" input source

resistance must be used, the sample time can be increased by using a slower CLK frequency. With the minimum possible sample time of 6.0 μ s, R_{SOURCE+} < 4.0k and C1 < 20pF will provide adequate settle time.

"-" Input Settling

At the end of the sample phase the input capacitor switches to the "-" input and the conversion starts (see Figures 8a, 8b and 8c). During the conversion, the "+" input voltage is





provide a story monthly entrained and Figure 8c. Setup Time (t_{SUCS}) is Not Met

TC1287 F8c

effectively "held" by the sample and hold and will not affect the conversion result. It is critical that the "—" input voltage be free of noise and settle completely during the first CLK cycle of the conversion. Minimizing R_{SOURCE} —and C2 will improve settling time. If large "—" input source resistance must be used the time can be extended by using a slower CLK frequency. At the maximum CLK frequency of 500kHz, R_{SOURCE} — < 200 Ω and C2 < 20pF will provide adequate settling.

Input Op Amps

When driving the analog inputs with an op amp it is important that the op amp settles within the allowed time

(see Figures 8a, 8b and 8c). Again the "+" and "-" input sampling times can be extended as described above to accommodate slower op amps. For single supply low voltage application the LT1006, LT1013 and LT1014 can be made to settle well even with the minimum settling windows of 6μs ("+" input) and 2μs ("-" input) which occur at the maximum clock rates (CLK = 500kHz). Figures 9 and 10 show examples of adequate and poor op amp settling. The LT1077, LT1078 or LT1079 can be used here to reduce power consumption. Placing an RC network at the output of the op amps will inprove the settling response and also reduce the broadband noise.




Figure 9. Adequate Settling of Op Amp Driving Analog Input




Figure 10. Poor Op Amp Settling Can Cause A/D Errors

RC Input filtering

It is possible to filter the inputs with an RC network as shown in Figure 11. For large values of C_F (e.g., $1\mu F$) the capacitive input switching currents are averaged into a net DC current. A filter should be chosen with a small resistor and large capacitor to prevent DC drops across the resistor. The magnitude of the DC current is approximately $I_{DC}=100 pF\times V_{IN}/t_{CYC}$ and is roughly proportional to V_{IN} . When running at the minimum cycle time of $33\mu s$, the input current equals $7.6\mu A$ at $V_{IN}=2.5 V$. Here a filter resistor of 8Ω will cause 0.1 LSB of full-scale error. If a large filter resistor must be used, errors can be reduced by increasing the cycle time as shown in the Typical Performance Characteristics curve Maximum Filter Resistor vs Cycle Time.




Figure 11. RC Input Filtering

Input Leakage Current

Input leakage currents also can create errors if the source resistance gets too large. For example, the maximum input leakage specification of $1\mu A$ (at $85^{\circ}C$) flowing through a source resistance of 1k will cause a voltage drop of 1mV or 1.6LSB with $V_{REF}=2.5V.$ This error will be much reduced at lower temperatures because leakage drops rapidly (see Typical Performance Characteristics curve Input Channel Leakage Current vs Temperature).

SAMPLE-AND-HOLD

Single-Ended Input

The LTC1287 provides a built-in sample and hold (S&H) function on the +IN input for signals acquired in the single ended mode (-IN pin grounded). The sample and hold allows the LTC1287 to convert rapidly varying signals (see Typical Performance Characteristics curve of S&H

Acquisition Time vs Source Resistance). The input voltage is sampled during the t_{SMPL} time as shown in Figure 8. The sampling interval begins at rising edge of \overline{CS} and continues until the falling edge of the CLK before the conversion begins. On this falling edge the S&H goes into the hold mode and the conversion begins.

Differential Input

With a differential input the A/D no longer converts a single voltage but converts the difference between two voltages. The voltage on the +IN pin is sampled and held and can be rapidly time varying. The voltage on the -IN pin must remain constant and be free of noise and ripple throughout the conversion time. Otherwise the differencing operation will not be done accurately. The conversion time is 12 CLK cycles. Therefore a change in the -IN input voltage during this interval can cause conversion errors. For a sinusoidal voltage on the -IN input this error would be:

$$V_{\text{ERROR}(MAX)} = \left(2\pi f_{(-IN)}V_{\text{PEAK}}\right)\left(\frac{12}{f_{\text{CLK}}}\right)$$

Where $f_{(-IN)}$ is the frequency of the -IN input voltage, V_{PEAK} is its peak amplitude and f_{CLK} is the frequency of the CLK. Usually V_{ERROR} will not be significant. For a 60Hz signal on the -IN input to generate a 0.25LSB error (150 μ V) with the converter running at CLK = 500kHz, its peak value would have to be 16mV. Rearranging the above equation, the maximum sinusoidal signal that can be digitized to a given accuracy is given as:

$$f_{(-\mathsf{IN})\,\mathsf{MAX}} = \left(\frac{\mathsf{V}_{\mathsf{ERROR}(\mathsf{MAX})}}{2\pi\mathsf{V}_{\mathsf{PEAK}}}\right) \left(\frac{\mathsf{f}_{\mathsf{CLK}}}{12}\right)$$

For 0.25LSB error (150 μ V) the maximum input sinusoid with a 2.5V peak amplitude that can be digitized is 0.4Hz.

Reference Input

The voltage on the reference input of the LTC1287 determines the voltage span of the A/D converter. The reference input has transient capacitive switching currents due to the switched capacitor conversion technique (see Figure 12). During each bit test of the



conversion (every CLK cycle) a capacitive current spike will be generated on the reference pin by the A/D. These current spikes settle quickly and do not cause a problem. If slow settling circuitry is used to drive the reference input, take care to insure that transients caused by these current spikes settle completely during each bit test of the conversion.




Figure 12. Reference Input Equivalent Circuit




Figure 13. Adequate Reference Settling



Figure 14. Poor Reference Settling Can Cause A/D Errors

Figures 13 and 14 show examples of both adequate and poor settling. Using a slower CLK will allow more time for the reference to settle. Even at the maximum CLK rate of 500kHz most references and op amps can be made to settle within the 2 μ s bit time. For example an LT1019 used in the shunt mode with a 10 μ F bypass capacitor will settle adequately. To minimize power an LT1004-2.5 can be used with a 10 μ F bypass capacitor. For lower value references the LT1004-1.2 with a 10 μ F bypass capacitor can be used.

Reduced Reference Operation

The effective resolution of the LTC1287 can be increased by reducing the input span of the converter. The LTC1287 exhibits good linearity over a range of reference voltages (seeTypical Performance Characteristics curves of Change in Linearity vs Reference Voltage). Care must be taken when operating at low values of V_{REF} because of the reduced LSB step size and the resulting higher accuracy requirement placed on the converter. Offset and Noise are factors that must be considered when operating at low V_{REF} values.

Offset with Reduced VRFF

The offset of the LTC1287 has a larger effect on the output code when the A/D is operated with a reduced reference voltage. The offset (which is typically a fixed voltage) becomes a larger fraction of an LSB as the size of the LSB is reduced. The Typical Performance Characteristics curve of Unadjusted Offset Error vs Reference Voltage shows how offset in LSBs is related to reference voltage for a typical value of V_{OS} . For example a V_{OS} of 0.1mV, which is 0.2LSB with a 2.5V reference becomes 0.4LSB with a 1.25 reference. If this offset is unacceptable, it can be corrected digitally by the receiving system or by offsetting the –IN input to the LTC1287.

Noise with Reduced V_{REF}

The total input referred noise of the LTC1287 can be reduced to approximately $200\mu\text{V}$ peak-to-peak using a ground plane, good bypassing, good layout techniques and minimizing noise on the reference inputs. This

noise is insignificant with a 2.5V reference input but will become a larger fraction of an LSB as the size of the LSB is reduced. The Typical Performance Characteristics curve of Noise Error vs Reference Voltage shows the LSB contribution of this $200\mu\text{V}$ of noise.

For operation with a 2.5V reference, the $200\mu V$ noise is only 0.32LSB peak-to-peak. Here the LTC1287 noise will contribute virtually no uncertainty to the output code. For reduced references, the noise may become a significant fraction of an LSB and cause undesirable jitter in the output code. For example, with a 1.25V reference, this $200\mu V$ noise is 0.64LSB peak-to-peak. This will reduce the range of input voltages over which a stable output code can be achieved by 0.64LSB. Now averaging readings may be necessary.

This noise data was taken in a very clean test fixture. Any setup induced noise (noise or ripple on V_{CC} , V_{REF} or V_{IN}) will add to the internal noise. The lower the reference voltage used, the more critical it becomes to have a noise-free setup.

Overvoltage Protection

Applying signals to the LTC1287's analog inputs that exceed the positive supply or that go below ground will degrade the accuracy of the A/D and possibly damage the device. For example this condition would occur if a signal is applied to the analog inputs before power is applied to the LTC1287. Another example is the input source operating from different supplies of larger value than the LTC1287. These conditions should be prevented either with proper supply sequencing or by use of external circuitry to clamp or current limit the input source. There are two ways to protect the inputs. In Figure 15 diode clamps from the inputs to V_{CC} and GND are used. The second method is to put resistors in series with the analog inputs for current limiting. Limit the current to 15mA per channel. The +IN input can accept a resistor value of 1k but the -IN input cannot accept more than 200Ω when clocked at its maximum clock frequency of 500kHz. If the LTC1287 is clocked at the maximum clock frequency and 200Ω is not enough to current limit the input source then the clamp diodes are recommended (Figures 16 and 17). The reason for

the limit on the resistor value is the MSB bit test is affected by the value of the resistor placed at the –IN input (see discussion on Analog Inputs and the Typical Performance Characteristics curve of Maximum CLK Frequency vs Source Resistance).

If V_{CC} and V_{REF} are not tied together, then V_{CC} should be turned on first, then V_{REF} . If this sequence cannot be met, connecting a diode from V_{REF} to V_{CC} is recommended (see Figure 18).

Because a unique input protection structure is used on the digital input pins, the signal levels on these pins can exceed the device V_{CC} without damaging the device.




Figure 15. Overvoltage Protection for Inputs




Figure 16. Overvoltage Protection for Inputs





Figure 17. Overvoltage Protection for Inputs



A "Quick Look" Circuit for the LTC1287

Users can get a quick look at the function and timing of the LTC1287 by using the following simple circuit (Figure 19). V_{REF} is tied to V_{CC} . V_{IN} is applied to the +IN input and the -IN input is tied to the ground plane. \overline{CS} is driven at 1/32 the clock rate by the 74HC393 and D_{OUT} outputs the data. The output data from the D_{OUT} pin can be viewed on an oscilloscope that is set up to trigger on the falling edge of \overline{CS} (Figure 20). Note the LSB data is partially clocked out before \overline{CS} goes high.




Figure 19. "Quick Look" Circuit for the LTC1287




Figure 20. Scope Trace of the LTC1287 "Quick Look" Circuit Showing A/D Output 1010101010 (AAA_{HEX})



3 Volt Single Chip 12-Bit Data Acquisition System

FEATURES

- Single Supply 3.3V or ±3.3V Operation
- Software Programmable Features
 Unipolar/Bipolar Conversions
 4 Differential/8 Single-Ended Inputs
 Variable Data Word Length
 Power Shutdown
- Built-In Sample and Hold
- Direct 4-Wire Interface to Most MPU Serial Ports and all MPU Parallel Ports
- 25kHz Maximum Throughput Rate

KEY SPECIFICATIONS

 Minimum Guaranteed Sup 	ply Voltage 2.7V
Resolution	12 Bits
Fast Conversion Time	26µs Max Over Temp

■ Low Supply Currents...... 1.0mA

DESCRIPTION


The LTC1289 is a 3V data acquisition component which contains a serial I/O successive approximation A/D converter. The device specifications are guaranteed at a supply voltage of 2.7V. It uses LTCMOS™ switched capacitor technology to perform a 12-bit unipolar, or 11-bit plus sign bipolar A/D conversion. The 8 channel input multiplexer can be configured for either single-ended or differential inputs (or combinations thereof). An on-chip sample and hold is included for all single-ended input channels. When the LTC1289 is idle it can be powered down in applications where low power consumption is desired.

The serial I/O is designed to be compatible with industry standard full duplex serial interfaces. It allows either MSB-or LSB- first data and automatically provides 2's complement output coding in the bipolar mode. The output data word can be programmed for a length of 8, 12 or 16 bits. This allows easy interface to shift registers and a variety of processors.

LTCMOS™ is a trademark of Linear Technology Corporation

TYPICAL APPLICATION


Single Cell 3V 12-Bit Data Acquisition System



ABSOLUTE MAXIMUM RATINGS (Notes 1 and 2)

Supply Voltage V _{CC} to GND or V ⁻	Power Dissipation 500mW
Negative Supply Voltage (V ⁻)6V to GND	Operating Temperature Range
Voltage	LTC1289BI, LTC1289CI40°C TO 85°C
Analog and Reference Inputs $(V^{-}) - 0.3V$ to $V_{CC} + 0.3V$	LTC1289BC, LTC1289CC 0°C to 70°C
Digital Inputs0.3V to 12V	Storage Temperature Range65°C to 150°C
Digital Outputs0.3V to V _{CC} + 0.3V	Lead Temperature (Soldering, 10 sec.) 300°C

PACKAGE/ORDER INFORMATION



CONVERTER AND MULTIPLEXER CHARACTERISTICS (Note 3)

			LTC1289B		LTC1289C	
PARAMETER	CONDITIONS		MIN TYP MAX	MIN	TYP MAX	UNITS
Offset Error	V _{CC} = 2.7V (Note 4)	•	±1.5		±1.5	LSE
Linearity Error (INL)	V _{CC} = 2.7V (Notes 4 and 5)	•	±0.5		±0.5	LSE
Gain Error	V _{CC} = 2.7V (Note 4)	•	±0.5		±1.0	LSE
Minimum Resolution for Which No Missing Codes are Guaranteed		•	12		12	BITS
Analog and REF Input Range	(Note 7)		$(V^{-}) - 0.05V$ to $V_{CC} + 0.05V$	(V ⁻) - (0.05V to V _{CC} + 0.05V	V
On Channel Leakage Current (Note 8)	On Channel = 3V Off Channel = 0V	•	±1		±1	μА
	On Channel = 0V Off Channel = 3V	•	±1		±1	μА
Off Channel Leakage Current (Note 8)	On Channel = 3V Off Channel = 0V	•	±1		±1	μА
	On Channel = 0V Off Channel = 3V	•	±1		±1	μΑ

AC CHARACTERISTICS (Note 3)

SYMBOL	ssipation	CONDITIONS	LTC1289B LTC1289C MIN TYP MAX	UNITS
fsclk	Shift Clock Frequency	(Note 6)	0 1.0	MHz
faclk .	A/D Clock Frequency	(Note 6)	(Note 10) 2.0	MHz
tacc	Delay time from CS↓ to D _{OUT} Data Valid	(Note 9)	2 atuntuO	ACLK Cycles
tsmpl	Analog Input Sample Time	See Operating Sequence	o ini magao ana	SCLK Cycles
tconv	Conversion Time	See Operating Sequence	52	ACLK Cycles
tcyc	Total Cycle Time	See Operating Sequence (Note 6)	12 SCLK + 56 ACLK	Cycles
t _{dDO}	Delay Time, SCLK↓ to Dou⊤ Data Valid	See Test Circuits	200 350	ns
t _{dis}	Delay Time, CS↑ to Dou⊤ Hi-Z	See Test Circuits	70 150	ns
ten	Delay Time, 2nd ACLK↓ to Dou⊤ Enabled	See Test Circuits	130 250	ns
thCS	Hold Time, CS After Last SCLK↓	(Note 6)	020 (21)	ns
thDI	Hold Time, D _{IN} After SCLK↑	(Note 6)	50	ns
thDO	Time Output Data Remains Valid After SCLK↓	HI THE MESSESSION	50	ns
tf	Dout Fall Time	See Test Circuits	40 100	ns
tr	Dout Rise Time	See Test Circuits	40 100	ns
t _{suDI}	Setup Time, D _{IN} Stable Before SCLK↑	(Note 6 and 9)	50	ns
tsuCS	Setup Time, CS↓ Before Clocking in First Address Bit	(Note 6 and 9)	2 ACLK Cycles + 180ns	
twhcs	CS High Time During Conversion	(Note 6)	52	ACLK Cycles
Cin	Input Capacitance	Analog Inputs On Channel Analog Inputs Off Channel Digital Inputs	100 5 5	pF pF pF



DIGITAL AND DC ELECTRICAL CHARACTERISTICS (Note 3)

SYMBOL	PARAMETER	CONDITIONS		LTC	1289B 1289C YP MAX	UNITS
VIH	High Level Input Voltage	V _{CC} = 3.6V	•	2.1	184	V
VIL	Low Level Input Voltage	V _{CC} = 3.0V	•		0.45	V
Іін	High Level Input Current	VIN = VCC	•		2.5	μА
IIL	Low Level Input Current	V _{IN} = 0V			-2.5	μА
Vон	High Level Output Voltage	V _{CC} = 3.0V I _O = 20µA I _O = 400µA	•		90 85	V
VoL	Low Level Output Voltage	V _{CC} = 3.0V I _O = 20µA I _O = 400µA	•		05 10 0.3	V
loz	High Z Output Leakage	$V_{OUT} = V_{CC}, \overline{CS}$ High $V_{OUT} = 0V, \overline{CS}$ High	•	(V) 30A	3 -3	Ац Ац
ISOURCE	Output Source Current	V _{OUT} = 0V		J. Francisco -	10	mA
ISINK	Output Sink Current	Vout = Vcc	-	CONTRACT OF	9	mA
Icc	Positive Supply Current	CS High CS High, Power Shutdown, ACLK Off	•		.5 5 .0 10	mA μA
IREF	Reference Current	V _{REF} = 2.5V	•	DESCRIPTION OF THE PROPERTY OF	0 50	μА
1-	Negative Supply Current	CS High			1 50	μА

The ullet denotes specifications which apply over the operating temperature range; all other limits and typicals $T_A=25^{\circ}C$.

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impared.

Note 2: All voltage values are with respect to ground with DGND, AGND and REF-wired together (unless otherwise noted).

Note 3: $V_{CC} = 3V$, $V_{REF} + 2.5V$, $V_{REF} = 0V$, $V^- = 0V$ for unipolar mode and -3V for bipolar mode, ACLK = 2.0MHz unless otherwise specified.

Note 4: These specs apply for both unipolar and bipolar modes. In bipolar mode, one LSB is equal to the bipolar input span $(2V_{REF})$ divided by 4096. For example, when $V_{REF} = 2.5V$, 1LSB(bipolar) = 2(2.5)/4096 = 1.22mV. $V^- = -2.7V$ for bipolar mode.

Note 5: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

Note 6: Recommended operating conditions.

Note 7: Two on-chip diodes are tied to each analog input which will conduct for analog voltages one diode drop below GND or one diode drop above V_{CC} . Be careful during testing at low V_{CC} levels, as high level analog


inputs can cause this input diode to conduct, especially at elevated temperature, and cause errors for inputs near full scale. This spec allows 50mV forward bias of either diode. This means that as long as the analog input does not exceed the supply voltage by more than 50mV, the output code will be correct.


Note 8: Channel leakage current is measured after the channel selection.


Note 9: To minimize errors caused by noise at the chip select input, the internal circuitry waits for two ACLK falling edges after a chip select falling edge is detected before responding to control input signals. Therefore, no attempt should be made to clock an address in or data out until the minimum chip select set-up time has elasped. See Typical Peformance Characteristics curves for additional information ($t_{\text{Su}\overline{\text{CS}}}$ vs V_{CC}).


Note 10: Increased leakage currents at elevated temperatures cause the S/H to droop, therefore it's recommended that $f_{ACLK} \ge 125$ kHz at 85°C and $f_{ACLK} \ge 15$ kHz at 25°C.


TYPICAL PERFORMANCE CHARACTERISTICS
























* MAXIMUM ACLK FREQUENCY REPRESENTS THE ACLK FREQUENCY AT WHICH A 0.1LSB SHIFT IN THE ERROR AT ANY CODE TRANSITION FROM ITS 2MHZ VALUE IS FIRST DETECTED.




TYPICAL PERFORMANCE CHARACTERISTICS







Sample and Hold Acquisition Time vs Source Resistance




Supply Current (Power Shutdown) vs Temperature




Supply Current (Power Shutdown) vs ACLK




Input Channel Leakage Current




Noise Error vs Reference Voltage



t_{suCS} vs Supply Voltage



Power Consumption with Power Shutdown vs f_{SAMPLE}




** MAXIMUM R_{FILTER} REPRESENTS THE FILTER RESISTOR VALUE AT WHICH A 0.1LSB CHANGE IN FULL SCALE ERROR FROM ITS VALUE AT REIL TER = 0 IS FIRST DETECTED.

PIN FUNCTIONS


#	PIN	FUNCTION	DESCRIPTION
1-8	CH0 - CH7	Analog Inputs	The analog inputs must be free of noise with respect to AGND.
9	СОМ	Common	The common pin defines the zero reference point for all single-ended inputs. It must be free of noise and is usually tied to the analog ground plane.
10	DGND	Digital Ground	This is the ground for the internal logic. Tie to the ground plane.
11	AGND	Analog Ground	AGND should be tied directly to the analog ground plane.
12	V-	Negative Supply	Tie V ⁻ to the most negative potential in the circuit. (Ground in single supply applications.)
13,14	REF-, REF+	Reference Inputs	The reference inputs must be kept free of noise with respect to AGND.
15	CS	Chip Select Input	A logic low on this input enables data transfer.
16	Dout	Digital Data Output	The A/D conversion result is shifted out of this output.
17	DIN	Digital Input	The A/D configuration word is shifted into this input.
18	SCLK	Shift Clock	This clock synchronizes the serial data transfer.
19	ACLK	A/D Conversion Clock	This clock controls the A/D conversion process.
20	V _{CC}	Positive Supply	This supply must be kept free of noise and ripple by bypassing directly to the analog ground plane.

BLOCK DIAGRAM




TEST CIRCUITS


On and Off Channel Leakage Current




Voltage Waveforms for D_{OUT} Delay Time, t_{dDO}




Load Circuit for t_{dDO}, t_r and t_f




Voltage Waveforms for DouT Rise and Fall Times, tr,tf



Load Circuit for t_{dis} and t_{en}



Voltage Waveforms for ten and tdis



NOTE 1: WAVEFORM 1 IS FOR AN OUTPUT WITH CONDITIONS SUCH THAT THE OUTPUT IS HIGH UNLESS DISABLED BY THE OUTPUT CONTROL. NOTE 2: WAVEFORM 2 IS FOR AN OUTPUT WITH INTERNAL CONDITIONS SUCH THAT THE OUTPUT IS LOW UNLESS DISABLED BY THE OUTPUT CONTROL.

LTC1289 TC06





The LTC1289 is a data acquisition component which contains the following functional blocks:

- 1. 12-bit successive approximation capacitive A/D converter
- 2. Analog multiplexer (MUX)
- 3. Sample and hold (S/H)
- 4. Synchronous, full duplex serial interface
- 5. Control and timing logic


DIGITAL CONSIDERATIONS

Serial Interface

The LTC1289 communicates with microprocessors and other external circuitry via a synchronous, full duplex, four wire serial interface (see Operating Sequence). The shift clock (SCLK) synchronizes the data transfer with each bit being transmitted on the falling SCLK edge and captured on the rising SCLK edge in both transmitting and receiving systems. The data is transmitted and received simultaneously (full duplex).


Data transfer is initiated by a falling chip select (\overline{CS}) signal. After the falling \overline{CS} is recognized, an 8-bit input word is shifted into the D_{IN} input which configures the LTC1289 for the next conversion. Simultaneously, the result of the

previous conversion is output on the D_{OUT} line. At the end of the data exchange the requested conversion begins and \overline{CS} should be brought high. After t_{CONV} , the conversion is complete and the results will be available on the next data transfer cycle. As shown below, the result of a conversion is delayed by one \overline{CS} cycle from the input word requesting it.




Input Data Word

The LTC1289 8-bit data word is clocked into the D_{IN} input on the first eight rising SCLK edges after chip select is recognized. Further inputs on the D_{IN} pin are then ignored until the next \overline{CS} cycle. The eight bits of the input word are defined as follows:



Operating Sequence (Example: Differential Inputs (CH3-CH2), Bipolar, MSB-First and 12-Bit Word Length)




MUX Address

The first four bits of the input word assign the MUX configuration for the requested conversion. For a given channel selection, the converter will measure the voltage between the two channels indicated by the + and - signs in the selected row of Table 1. Note that in differential

mode (SGL/ $\overline{\text{DIFF}}$ = 0) measurements are limited to four adjacent input pairs with either polarity. In single-ended mode, all input channels are measured with respect to COM.

Table 1. Multiplexer Channel Selection

MUX ADDRESS DIFFERENTIAL CHANNEL SELECTION						MUX ADDRESS SINGLE-ENDED CHANNEL SELI						ECTION											
SGL/ DIFF	ODD SIGN	SEL 1	ECT 0	0	1	2	3	4	5	6	7	SGL/ DIFF	ODD SIGN	SELECT 1 0	0	1	2	3	4	5	6	7	СОМ
0	0	0	0	+	-	m.A.				20		1	0	0 0	+		OF IC	Sin					-
0	0	0	1			+	-					1	0	0 1			+			To. I	-		-
0	0	1	0					+	-	1		1	0	1 0					+				-
0	0	1	1							+	0000	1	0	1 1	108		. 68	M c	113	000	+	000	-
0	1	0	0	-	+	-V-				77.7	NOUN	1	1	0 0		+		-	1100	200	180	7.77	-
0	1	0	1	3		-	+		70	GFE .		1	1	0 1			1	+					-
0	1	1	0	33				-	+			1	1	1 0						+			-
0	1	1	1	8					- 14	-	+	1	1	1 1					- 1			+	-



Changing the MUX Assignment "On the Fly"




Figure 1. Examples of Multiplexer Options on the LTC1289


I TC1289 AI

Unipolar/Bipolar (UNI)


The fifth input bit (UNI) determines whether the conversion will be unipolar or bipolar. When UNI is a logical one, a unipolar conversion will be performed on the selected

input voltage. When UNI is a logical zero, a bipolar conversion will result. The input span and code assignment for each conversion type are shown in the figures below.






Unipolar Transfer Curve (UNI = 1)



Bipolar Output Code (UNI = 0)

OUTPUT CODE	INPUT VOLTAGE	INPUT VOLTAGE (V _{REF} = 2.5V)	OUTPUT CODE	INPUT VOLTAGE	(V _{REF} = 2.5V)
011111111111	V _{REF} – 1LSB V _{REF} – 2LSB	2.4988V 2.4976V	111111111111	-1LSB -2LSB	-0.0012V -0.0024V
• 1 miles /	•	•			(**
			+		
000000000001	1LSB 0V	0.0012V 0V	100000000001	-(V _{REF}) + 1LSB - (V _{REF})	-2.4988V -2.5000V

Bipolar Transfer Curve (UNI = 0)



The following discussion will demonstrate how the two reference pins are to be used in conjunction with the analog input multiplexer. In unipolar mode the input span of the A/D is set by the difference in voltage on the REF+ pin and the REF- pin. In the bipolar mode the input span is twice the difference in voltage on the REF+ pin and the REF- pin. In the unipolar mode the lower value of the input span is set by the voltage on the COM pin for single-ended inputs and by the voltage on the minus input pin for differential inputs. For the bipolar mode of operation the voltage on the COM pin or the minus input pin sets the center of the input span.

The upper and lower value of the input span can now be summarized in the following table:

INPUT CONFIGURAT	ION	UNIPOLAR MODE	BIPOLAR MODE
Single-Ended	Lower Value Upper Value	COM (REF ⁺ – REF ⁻) + COM	-(REF ⁺ - REF ⁻) + COM (REF ⁺ - REF ⁻) + COM
Differential	Lower Value Upper Value	200	-(REF ⁺ - REF ⁻) + IN ⁻ (REF ⁺ - REF ⁻) + IN ⁻

The reference voltages REF+ and REF- can fall between V_{CC} and V^- , but the difference (REF+- REF-) must be less than or equal to V_{CC} . The input voltages must be less than or equal to V_{CC} and greater than or equal to V^- .

The following examples are for a single-ended input configuration.

Example 1: Let $V_{CC} = 3.3V$, $V^- = 0V$, $REF^+ = 3V$, $REF^- = 1V$ and COM = 0V. Unipolar mode of operation. The resulting input span is $0V \le IN^+ \le 2V$.

Example 2: The same conditions as Example 1 except COM = 1V. The resulting input span is $1V \le IN^+ \le 3V$. Note if $IN^+ \ge 3V$ the resulting D_{OUT} word is all 1's. If $IN^+ \le 1V$ then the resulting D_{OUT} word is all 0's.

Example 3: Let $V_{CC} = 3.3V$, $V^- = -3.3V$, REF⁺ = 3V, REF⁻ = 1V and COM = 1V. Bipolar mode of operation. The resulting input span is $-1V \le IN + \le 3V$.

For differential input configurations with the same conditions as in the above three examples the resulting input spans are as follows:

Example 1 (Diff.): $IN^- \le IN^+ \le IN^- + 2V$

Example 2 (Diff.): $IN^- \le IN^+ \le IN^- + 2V$ Example 3 (Diff.): $IN^- - 2V \le IN^+ \le IN^- + 2V$.

MSB-First/LSB-First Format (MSBF)

The output data of the LTC1289 is programmed for MSB-first or LSB-first sequence using the MSBF bit. For MSB-first output data, the input word clocked to the LTC1289 should always contain a logical one in the sixth bit location (MSBF bit). Likewise for LSB-first output data the input word clocked to the LTC1289 should always contain a zero in the MSBF bit location. The MSBF bit affects only the order of the output data word. The order of the input word is unaffected by this bit.

MSBF	OUTPUT FORMAT
0	LSB-First
1	MSB-First

LTC1289 Al06


Word Length (WL1, WL0) and Power Shutdown


The last two bits of the input word (WL1 and WL0) program the output data word length and the power shutdown feature of the LTC1289. Word lengths of 8, 12 or 16 bits can be selected according to the following table.


WL1	WLO	OUTPUT WORD LENGTH
0	0	8 Bits
0	1	Power Shutdown
1	0	12 Bits
1	1	16 Bits

LTC1289 AI0

The WL1 and WL0 bits in a given D_{IN} word control the length of the present, not the next, D_{OUT} word. WL1 and WL0 are never "don't cares" and must be set for the correct D_{OUT} word length even when a "dummy" D_{IN} word is sent. On any transfer cycle, the word length should be made equal to the number of SCLK cycles sent by the MPU. Power down will occur when WL1 = 0 and WL0 = 1 is selected. The previous result will be clocked out as a 10 bit word so a "dummy" conversion is required before powering down the LTC1289. Conversions are resumed once \overline{CS} goes low or an SCLK is applied, if \overline{CS} is already low.







Phonon and the phonon and the Figure 2. Data Output (D_{OUT}) Timing with Different Word Lengths


Deglitcher

A deglitching circuit has been added to the Chip Select input of the LTC1289 to minimize the effects of errors caused by noise on that input. This circuit ignores changes in state on the $\overline{\text{CS}}$ input that are shorter in duration than one ACLK cycle. After a change of state on the $\overline{\text{CS}}$ input, the LTC1289 waits for two falling edge of the ACLK before recognizing a valid chip select. One indication of $\overline{\text{CS}}$ recognition is the D_{OUT} line becoming active (leaving the Hi-Z state). Note that the deglitching applies to both the rising and falling $\overline{\text{CS}}$ edges.


CS Low During Conversion

In the normal mode of operation, \overline{CS} is brought high during the conversion time. The serial port ignores any SCLK activity while \overline{CS} is high. The LTC1289 will also operate with \overline{CS} low during the conversion. In this mode, SCLK must remain low during the conversion as shown in the following figure. After the conversion is complete, the D_{OUT} line will become active with the first output bit. Then the data transfer can begin as normal.





High CS Recognized Internally






Figure 3. CS High During Conversion




Figure 4. CS Low During Conversion



Logic Levels

The logic level standards for this supply range have not been well defined. What standards that do exist are not universally accepted. The trip point on the logic inputs of the LTC1289 is $0.28 \times V_{CC}$. This makes the logic inputs compatible with HC type logic levels and processors that are specified at 3.3V. The output D_{OUT} is also compatible with the above standards. The following summarizes such levels.

V _{OH} (no load)	V _{CC} - 0.1V
V _{OL} (no load)	0.1V
V _{OH}	$0.9 \times V_{CC}$
V _{OL}	$0.1 \times V_{CC}$
V _{IH}	$0.7 \times V_{CC}$
VIL	$0.2 \times V_{CC}$

The LTC1289 can be driven with 5V logic even when V_{CC} is at 3.3V. This is due to a unique input protection device that is found on the LTC1289.

Microprocessor Interfaces

The LTC1289 can interface directly (without external hardware) to most popular microprocessor (MPU) synchronous serial formats. If an MPU without a serial interface is used, then four of the MPU's parallel port lines can be programmed to form the serial link to the LTC1289. Many of the popular MPU's can operate with 3V supplies. For example the MC68HC11 is an MPU with a serial format (SPI). Likewise parallel MPU's that have the 8051 type architecture are also capable of operating at this voltage

range. The code for these processors remains the same and can be found in the LTC1290 datasheet or application notes AN36A and AN36B.

Sharing the Serial Interface

The LTC1289 can share 3-wire serial interface with other peripheral components or other LTC1289s (See Figure 5). In this case, the $\overline{\text{CS}}$ signals decide which LTC1289 is being addressed by the MPU.

ANALOG CONSIDERATIONS

1. Grounding

The LTC1289 should be used with an analog ground plane and single point grounding techniques.

Pin 11 (AGND) should be tied directly to this ground plane.

Pin 10 (DGND) can also be tied directly to this ground plane because minimal digital noise is generated within the chip itself.

Pin 20 (V_{CC}) should be bypassed to the ground plane with a $22\mu F$ tantalum with leads as short as possible. Pin 12 (V^-) should be bypassed with a $0.1\mu F$ ceramic disk. For single supply applications, V^- can be tied to the ground plane.

It is also recommended that pin 13 (REF⁻) and pin 9 (COM) be tied directly to the ground plane. All analog inputs should be referenced directly to the single point ground. Digital inputs and outputs should be shielded from and/or routed away from the reference and analog circuitry.




Figure 5. Several LTC1289s Sharing One 3-Wire Serial Interface

Figure 6 shows an example of an ideal ground plane design for a two-sided board. Of course, this much ground plane will not always be possible, but users should strive to get as close to this ideal as possible.

2. Bypassing

For good performance, V_{CC} must be free of noise and ripple. Any changes in the V_{CC} voltage with respect to analog ground during a conversion cycle can induce errors or noise in the output code. V_{CC} noise and ripple can be kept below 0.5mV by bypassing the V_{CC} pin directly to the analog ground plane with a 22µF tantalum capacitor and leads as short as possible. The lead from the device to the V_{CC} supply should also be kept to a minimum and the V_{CC} supply should have a low output impedance such as that obtained from a voltage regulator (e.g., LT1117). Using a battery to power the LTC1289 will help reduce the amount of bypass capacitance required on the V_{CC} pin. A battery placed close to the device will only require 10µF to adequately bypass the supply pin. Figure 7 shows the effect of poor V_{CC} bypassing. Figure 8a shows the settling of a LT1117 low dropout regulator with a 22µF bypass

Figure 6. Example Ground Plane for the LTC1289

capacitor. The noise and ripple is approximately 0.5 mV. Figure 8b shows the response of a lithium battery with a $10 \mu F$ bypass capacitor. The noise and ripple is kept below 0.5 mV.




Figure 7. Poor V_{CC} Bypassing. Noise and Ripple Can Cause A/D Errors.




Figure 8a. LT1117 Regulator with 22µF Bypassing on Vcc.




Figure 8b. Lithium Battery with 10µF Bypassing on VCC

3. Analog Inputs

Because of the capacitive redistribution A/D conversion techniques used, the analog inputs of the LTC1289 have capacitive switching input current spikes. These current spikes settle quickly and do not cause a problem. However, if large source resistances are used or if slow settling op amps drive the inputs, care must be taken to insure that the transients caused by the current spikes settle completely before the conversion begins.

Source Resistance

The analog inputs of the LTC1289 look like a 100pF capacitor (C_{IN}) is series with a 1500 Ω resistor (R_{ON}) as shown in Figure 9. This value for R_{ON} is for V_{CC} = 2.7V. With larger supply voltages R_{ON} will be reduced. For example with V_{CC} = 2.7V and V^- = -2.7V R_{ON} becomes 500 Ω . C_{IN} gets switched between the selected "+" and "-" inputs once during each conversion cycle. Large external source resistors and capacitances will slow the settling of




Figure 9. Analog Input Equivalent Circuit

the inputs. It is important that the overall RC time constants be short enough to allow the analog inputs to completely settle within the allotted time.

"+" Input Settling

This input capacitor is switched onto the "+" input during the sample phase (t_{SMPL} , see Figure 10). The sample phase starts at the 4th SCLK cycle and lasts until the falling edge of the last SCLK (the 8th, 12th or 16th SCLK cycle depending on the selected word length). The voltage on the "+" input must settle completely within this sample time. Minimizing R_{SOURCE}^+ and C1 will improve the input settling time. If large "+" input source resistance must be used, the sample time can be increased by using a slower SCLK frequency or selecting a longer word length. With the minimum possible sample time of $4\mu s$, R_{SOURCE}^+ < 2k and C1 < 20pF will provide adequate settling.

"-" Input Settling

At the end of the sample phase the input capacitor switches to the "-" input and the conversion starts (see Figure 10). During the conversion, the "+" input voltage is effectively "held" by the sample and hold and will not affect the conversion result. However, it is critical that the "-" input voltage be free of noise and settle completely during the first four ACLK cycles of the conversion time. Minimizing R_{SOURCE} and C2 will improve settling time. If large "-" input source resistance must be used, the time allowed for




Figure 10. "+" and "-" Input Settling Windows

settling can be extended by using a slower ACLK frequency. At the maximum ACLK rate of 2MHz, $R_{SOURCE}^- < 200\Omega$ and C2 < 20pF will provide adequate settling.

Input Op Amps

When driving the analog inputs with an op amp it is important that the op amp settle within the allowed time (see Figure 10). Again, the "+" and "-" input sampling times can be extended as described above to accommodate slower op amps. For single supply low voltage applications the LT1006, LT1013 and LT1014 can be made to settle well even with the minimum settling windows of $4\mu s$ ("+" input) and $2\mu s$ ("-" input) which occur at the maximum clock rates (ACLK = 2MHz and SCLK = 1MHz). Figures 11 and 12 show examples of adequate and poor op amp settling. The LT1077, LT1078 or LT1079 can be used here to reduce power consumption. Placing an RC network at the output of the op amps will improve the settling response and also reduce the broadband noise.

RC Input Filtering

It is possible to filter the inputs with an RC network as shown in Figure 13. For large values of C_F (e.g., $1\mu F$), the capacitive input switching currents are averaged into a net DC current. Therefore, a filter should be chosen with a small resistor and large capacitor to prevent DC drops across the resistor. The magnitude of the DC current is approximately $I_{DC}=100 pF\times V_{IN}/t_{CYC}$ and is roughly proportional to $V_{IN}.$ When running at the minimum cycle time of $40\mu s$, the input current equals $6.3\mu A$ at $V_{IN}=2.5V.$ In this case, a filter resistor of 10Ω will cause 0.1LSB of full-scale error. If a larger filter resistor must be used, errors can be eliminated by increasing the cycle time as shown in the typical curve of Maximum Filter Resistor vs Cycle Time.

Input Leakage Current

Input leakage currents can also create errors if the source resistance gets too large. For instance, the maximum input leakage specification of $1\mu A$ (at $85^{\circ}C$) flowing through a source resistance of $1k\Omega$ will cause a voltage drop of 1mV or 1.6LSB with $V_{REF}=2.5V.$ This error will be much reduced at lower temperatures because leakage drops

rapidly (see typical curve of Input Channel Leakage Current vs Temperature).

Noise Coupling Into Inputs

High source resistance input signals (> 500Ω) are more sensitive to coupling from external sources. It is preferable to use channels near the center of the package (i.e., CH2-CH7) for signals which have the highest output resistance because they are essentially shielded by the




Figure 11. Adequate Settling of Op Amps Driving Analog Input




Figure 12. Poor Op Amp Settling Can Cause A/D Errors




Figure 13. RC Input Filtering



pins on the package ends (DGND and CH0). Grounding any unused inputs (especially the end pin, CH0) will also reduce outside coupling into high source resistances.

4. Sample and Hold

Single-Ended Inputs

The LTC1289 provides a built-in sample and hold (S&H) function for all signals acquired in the single-ended mode (COM pin grounded). This sample and hold allows the LTC1289 to convert rapidly varying signals (see typical curve of S&H Acquisition Time vs Source Resistance). The input voltage is sampled during the t_{SMPL} time as shown in Figure 10. The sampling interval begins after the fourth MUX address bit is shifted in and continues during the remainder of the data transfer. On the falling edge of the final SCLK, the S&H goes into hold mode and the conversion begins. The voltage will be held on either the 8th, 12th or 16th falling edge of the SCLK depending on the word length selected.

Differential Inputs

With differential inputs or when the COM pin is not tied to ground, the A/D no longer converts just a single voltage but rather the difference between two voltages. In these cases, the voltage on the selected "+" input is still sampled and held and therefore may be rapidly time varing just as in single ended mode. However, the voltage on the selected "—" input must remain constant and be free of noise and ripple throughout the conversion time. Otherwise, the differencing operation may not be performed accurately. The conversion time is 52 ACLK cycles. Therefore, a change in the "—" input voltage during this interval can cause conversion errors. For a sinusoidal voltage on the "—" input this error would be:

$$V_{ERROR~(MAX)} = V_{PEAK} \times 2 \times \pi \times f("-") \times \frac{52}{f_{ACLK}}$$

Where f("-") is the frequency of the "-" input voltage, V_{PEAK} is its peak amplitude and f_{ACLK} is the frequency of the ACLK. In most cases V_{ERROR} will not be significant. For

a 60Hz signal on the "-" input to generate a 1/4LSB error $(150\mu V)$ with the converter running at ACLK = 2MHz, its peak value would have to be 15mV.

5. Reference Inputs

The voltage between the reference inputs of the LTC1289 defines the voltage span of the A/D converter. The reference inputs will have transient capacitive switching currents due to the switched capacitor conversion technique (see Figure 14). During each bit test of the conversion (every 4 ACLK cycles), a capacitive current spike will be generated on the reference pins by the A/D. These current spikes settle quickly and do not cause a problem. However, if slow settling circuitry is used to drive the reference inputs, care must be taken to insure that transients caused by these current spikes settle completely during each bit test of the conversion.

When driving the reference inputs, two things should be kept in mind:

1. Transients on the reference inputs caused by the capacitive switching currents must settle completely during each bit test (each 4 ACLK cycles). Figures 15 and 16 show examples of both adequate and poor settling. Using a slower ACLK will allow more time for the reference to settle. However, even at the maximum ACLK rate of 2MHz most references and op amps can be made to settle within the 2μs bit time. For example an LT1019 used in the shunt mode with a 10μF bypass capacitor will settle adequately. To minimize power an LT1004-2.5 can be used with a 10μF bypass capacitor. For lower value references the LT1004-1.2 with a 1μF bypass capacitor can be used.




Figure 14. Reference Input Equivalent Circuit




Figure 15. Adequate Reference Settling




Figure 16. Poor Reference Settling Can Cause A/D Errors

 It is recommended that REF⁻ input be tied directly to the analog ground plane. If REF⁻ is biased at a voltage other than ground, the voltage must not change during a conversion cycle. This voltage must also be free of noise and ripple with respect to analog ground.

6. Reduced Reference Operation

The effective resolution of the LTC1289 can be increased by reducing the input span of the converter. The LTC1289 exhibits good linearity and gain over a wide range of reference voltages (see typical curves of Linearity and Gain Error vs Reference Voltage). However, care must be taken when operating at low values of V_{REF} because of the reduced LSB step size and the resulting higher accuracy requirement placed on the converter. The following factors must be considered when operating at low V_{REF} values:

- 1. Offset
- 2. Noise at about a sand should be took of enough

Offset with Reduced V_{RFF}

The offset of the LTC1289 has a larger effect on the output code when the A/D is operated with reduced reference voltage. The offset (which is typically a fixed voltage) becomes a larger fraction of an LSB as the size of the LSB is reduced. The typical curve of Unadjusted Offset Error vs Reference Voltage shows how offset in LSBs is related to reference voltage for a typical value of V_{OS} . For example, a V_{OS} of 0.1mV which is 0.2LSB with a 2.5V reference becomes 0.4LSB with a 1.25V reference. If this offset is unacceptable, it can be corrected digitally by the receiving system or by offsetting the "–" input to the LTC1289.

Noise with Reduced V_{REF} and division in this case of the

The total input referred noise of the LTC1289 can be reduced to approximately $200\mu V$ peak-to-peak using a ground plane, good bypassing, good layout techniques and minimizing noise on the reference inputs. This noise is insignificant with a 2.5V reference but will become a larger fraction of an LSB as the size of the LSB is reduced. The typical curve of Noise Error vs Reference Voltage shows the LSB contribution of this $200\mu V$ of noise.

For operation with a 2.5 reference, the $200\mu V$ noise is only 0.32LSB peak-to-peak. In this case, the LTC1289 noise will contribute virtually no uncertainty to the output code. However, for reduced references, the noise may become a significant fraction of an LSB and cause undesirable jitter in the output code. For example, with a 1.25V reference, this same $200\mu V$ noise is 0.64LSB peak-to-peak. This will reduce the range of input voltages over which a stable output code can be achieved by 0.64LSB. In this case averaging readings may be necessary.

This noise data was taken in a very clean setup. Any setup induced noise (noise or ripple on V_{CC} , V_{REF} , V_{IN} or V^-) will add to the internal noise. The lower the reference voltage to be used, the more critical it becomes to have a clean, noise-free setup.

7. LTC1289 AC Characteristics

Two commonly used figures of merit for specifying the dynamic performance of the A/D's in digital signal processing applications are the Signal-to-Noise Ratio (SNR) and the "effective number of bits (ENOB)." SNR is defined as the ratio of the RMS magnitude of the fundamental to the RMS magnitude of all the nonfundamental signals up to the Nyquist frequency (half the sampling frequency). The theoretical maximum SNR for a sine wave input is given by:

$$SNR = (6.02N + 1.76dB)$$

where N is the number of bits. Thus the SNR is a function of the resolution of the A/D. For an ideal 12-bit A/D the SNR is equal to 74dB. A Fast Fourier Transform(FFT) plot of the




Figure 17a. $f_{IN} = 1 \text{kHz}$, $f_{S} = 25 \text{kHz}$, SNR = 72.92 dB




Figure 17b. $f_{IN} = 12kHz$, $f_{S} = 25kHz$, SNR = 72.23dB

output spectrum of the LTC1289 is shown in Figures 17a and 17b. The input (f_{IN}) frequencies are 1kHz and 12kHz with the sampling frequency (f_{S}) at 25kHz. The SNR obtained from the plot are 72.92dB and 72.23dB.

Rewriting the SNR expression it is possible to obtain the equivalent resolution based on the SNR measurement.

$$N = \frac{SNR - 1.76dB}{6.02}$$

This is the so-called effective number of bits (ENOB). For the example shown in Figures 17a and 17b, N=11.8 bits and 11.7 bits, respectively. Figure 18 shows a plot of ENOB as a function of input frequency. The curve shows the A/D's ENOB remain in the range of 11.8 to 11.7 for input frequencies up to $f_8/2$




Figure 18. LTC1289 ENOB vs Input Frequency




Figure 19. $f_{IN}1 = 2.6kHz$, $f_{IN}2 = 3.1kHz$, $f_{S} = 25kHz$

Figure 19 shows an FFT plot of the output spectrum for two tones applied to the input of the A/D. Nonlinearities in the A/D will cause distortion products at the sum and difference frequencies of the fundamentals and products of the fundamentals. This is classically referred to as intermodulation distortion (IMD).

8. Overvoltage Protection

Applying signals to the analog MUX that exceed the positive or negative supply of the device will degrade the accuracy of the A/D and possibly damage the device. For example this condition would occur if a signal is applied to the analog MUX before power is applied to the LTC1289. Another example is the input source is operating from different supplies of larger value than the LTC1289. These conditions should be prevented either with proper supply sequencing or by use of external circuitry to clamp or current limit the input source. As shown in Figure 20, a $1k\Omega$ resistor is enough to stand off $\pm 15V$ (15mA for one only channel). If more than one channel exceeds the supplies than the following guidelines can be used. Limit the current to 7mA per channel and 28mA for all channels. This means four channels can handle 7mA of input current each. Reducing the ACLK and SCLK frequencies from the maximum of 2MHz and 1MHz, respectively (see Typical Peformance Characteristics curves Maximum ACLK Frequency vs Source Resistance and Sample and Hold Acquisition Time vs Source Resistance) allows the use of larger current limiting resistors. Use 1N4148 diode clamps from the MUX inputs to V_{CC} and V⁻ if the value of the series resistor will not allow the maximum clock speeds to be used or if an unknown source is used to drive the LTC1289 MUX inputs.

How the various power supplies to the LTC1289 are applied can also lead to overvoltage conditions. For single supply operation (i.e., unipolar mode), if V_{CC} and REF $^{+}$ are not tied together, then V_{CC} should be turned on first, then REF $^{+}$. If this sequence cannot be met, connecting a diode from REF $^{+}$ to V_{CC} is recommended (see Figure 21).

For dual supplies (bipolar mode) placing two Schottky diodes from V_{CC} and V^- to ground (Figure 22) will prevent power supply reversal from occuring when an input source

is applied to the analog MUX before power is applied to the device. Power supply reversal occurs, for example, if the input is pulled below V^- then V_{CC} will pull a diode drop below ground which could cause the device not to power up properly. Likewise, if the input is pulled above V_{CC} then V^- will be pulled a diode drop above ground. If no inputs are present on the MUX, the Schottky diodes are not required if V^- is applied first, then V_{CC} .

Because a unique input protection structure is used on the digital input pins, the signal levels on these pins can exceed the device V_{CC} without damaging the device.




Figure 20. Overvoltage Protection for MUX




Figure 21.





Figure 22. Power Supply Reversal

A "Quick Look" Circuit for the LTC1289


Users can get a quick look at the function and timing of the LTC1289 by using the following simple circuit. REF+ and D_{IN} are tied to V_{CC} selecting a 3V input span, CH7 as a single-ended input, unipolar mode, MSB-first format and 16-bit word length. ACLK is driven by an external clock and

SCLK is driven by one half the clock rate. \overline{CS} is driven at 1/128 the clock rate by the 74HC393 and D_{OUT} outputs the data. All other pins are tied to a ground plane. The output data from the D_{OUT} pin can be viewed on an oscilloscope which is set up to trigger on the falling edge of \overline{CS} .

A "Quick Look" Circuit for the LTC1289



Scope Trace of LTC1289 "Quick Look" Circuit Showing A/D Output of 010101010101 (555_{HEX})




SNEAK-A-BITTM


The LTC1289's unique ability to software select the polarity of the differential inputs and the output word length is used to achieve one more bit of resolution. Using the circuit below with two conversions and some software, a 2's complement 12-bit+sign word is returned to memory inside the MPU. The MC68HC05C4 was chosen as an example, however, any processor that operates at 3.3V could be used.

Two 12-bit unipolar conversions are performed: the first over a 0V to 2.5V span and the second over a 0V to -2.5V span (by reversing the polarity of the inputs). The sign of the input is determined by which of the two spans contained it. Then the resulting number (ranging from -4095 to +4095 decimal) is converted to 2's complement notation and stored in RAM.

SNEAK-A-BIT Circuit



SNEAK-A-BIT



SNEAK-A-BIT is a trademark of Linear Technology Corp.



SNEAK-A-BIT Code

DOUT from LTC1289 in MC68HC05C4 RAM

Sign State of the made very and a 1870

Location \$77

B12 B11 B10 B9 B8 B7 B6 B5

laired it. Then I BSJ viding number (ranging from -4095

Location \$87

B4 B3 B2 B1 B0 filled with 0s

DIN words for LTC1289

0

(ODD/SIGN)

MUX Addr.

MSBF

UNI Word

Length

D_{IN}1

Duy2

D_{IN}2

D_{IN}3

-1

SNEAK-A-BIT Code for the LTC1289 Using the MC68HC05C4

M	NEMOI	VIC	DESCRIPTION
	LDA	#\$50	Configuration data for SPCR
	STA	\$0A	Load configuration data into \$0A
	LDA	#\$FF	Configuration data for port C DDR
	STA	\$06	Load configuration data into port C DDR
	BSET	0, \$02	Make sure CS is high
	JSR	READ -/+	Dummy read configures LTC1289 for next read
	JSR	READ +/-	Read CH6 with respect to CH7
	JSR	READ -/+	Read CH7 with respect to CH6
	JSR	CHK SIGN	Determines which reading has valid data, converts to 2's complement and stores in RAM
READ -/+:	LDA	#\$3F	Load D _{IN} word for LTC1289 into ACC
	JSR	TRANSFER	Read LTC1289 routine
	LDA	\$60	Load MSBs from LTC1289 in ACC
	STA	\$71	Store MSBs in \$71
	LDA	\$61	Load LSBs from LTC1289 in ACC
	STA	\$72	Store LSBs in \$72
	RTS		Return

SNEAK-A-BIT Code for the LTC1289 Using the MC68HC05C4

M	NEMOI	VIC	DESCRIPTION
READ +/-:	LDA	#\$7F	Load D _{IN} word for LTC1289 into ACC
	JSR	TRANSFER	Read LTC1289 routine
	LDA	\$60	Load MSBs from LTC1289 into ACC
	STA	\$73	Store MSBs in \$73
	LDA	\$61	Load LSBs from LTC1289 into ACC
	STA	\$74	Store I SRs in \$74
	RTS	STATE PURCH	Return
TRANSFER:	BCLR	0, \$02	CS goes low
	STA	\$0C	Load D _{IN} into SPI. Start transfer
LOOP 1:	TST	\$0B	Test status of SPIF
	BPL	L00P 1	Loop to previous instruction if not done
	LDA	\$0C	Load contents of SPI data reg into ACC
	STA	\$0C	Start next cycle
	STA	\$60	Store MSBs in \$60
LOOP 2:	TST	\$0B	Test status of SPIF
2.	BPL	L00P 2	Loop to previous instruction if not done
		0, \$02	CS goes high
	LDA	\$0C	Load contents of SPI data reg into ACC
	STA	\$61	Store LSBs in \$61
	RTS	ΨΟΙ	Return
CHK SIGN:	LDA	\$73	Load MSBs of +/- read into ACC
orik ordiv.	ORA	\$74	Or ACC (MSBs) with LSBs of +/- read
	BEQ	MINUS	If result is 0 goto minus
	CLC	IVIIIVUS	Clear carry
	ROR	\$73	Rotate right \$73 through carry
	ROR	\$74	Rotate right \$73 through carry
	LDA	\$73	Load MSBs of +/- read into ACC
	STA	\$77	Store MSBs in RAM locations \$77
		\$74	Load LSBs of +/- read into ACC
	STA	\$87	Store LSBs in RAM location \$87
A AIAILIO	BRA	END	Goto end of routine
MINUS:	CLC	674	Clear carry
	ROR	\$71	Shift MSBs of -/+ read right
	ROR	\$72	Shift LSBs of -/+ read right
	COM	\$71	1's complement of MSBs
	COM	\$72	1's complement of LSBs
	LDA		Load LSBs into ACC
	ADD	#\$01	Add 1 to LSBs
	STA	\$72	Store ACC in \$72
	CLRA	Control of the Contro	Clear ACC
	ADC	\$71	Add with carry to MSBs. Result in ACC
	STA	\$71	Store ACC in \$71
	STA	\$77	Store MSBs in RAM locations \$77
	LDA	\$72	Load LSBs in ACC
	STA	\$87	Store LSBs in RAM location \$87
END:	RTS	STATE OF THE PARTY OF	Return

Power Shutdown

For battery-powered applications it is desirable to keep power dissipation at a minimum. The LTC1289 can be powered down when not in use reducing the supply current from a nominal value of 1mA to typically 1µA (with ACLK turned off). See the Curve for Supply Current (Power Shutdown) vs ACLK if ACLK cannot be turned off when the LTC1289 is powered down. In this case the supply current is proportional to the ACLK frequency and is independent of temperature until it reaches the magnitude of the supply current attained with ACLK turned off.

As an example of how to use this feature let's add this to the previous application, SNEAK-A-BIT. After the CHK SIGN subroutine call insert the following:

JSR CHK SIGN

Determines which reading has valid data, converts to 2's complement

and stores in RAM

JSR SHUTDOWN

LTC1289 power shutdown routine

The actual subroutine is:

SHUTDOWN: LDA #\$3D

Load D_{IN} word for LTC1289 into ACC

JSR TRANSFER Read LTC1289 routine

RTS

Return

To place the device in power shutdown the word length bits are set to WL1 = 0 and WL0 = 1. The LTC1289 is powered up on the next request for conversion and it's ready to digitize an input signal immediately.

Power Shutdown Timing Considerations

After power shutdown has been requested, the LTC1289 is powered up on the next request for a conversion. This request can be initiated either by bringing \overline{CS} low or by starting the next cycle of SCLKs if CS is kept low (see Figures 3 and 4). When the SCLK frequency is much slower than the ACLK frequency a situation can arise where the LTC1289 could power down and then prematurely power back up. Power shutdown begins at the negative going edge of the 10th SCLK once it has been requested. A dummy conversion is executed and the LTC1289 waits for the next request for conversion. If the SCLKs have not finished once the LTC1289 has finished its dummy conversion, it will recognize the next remaining SCLKs as a request to start a conversion and power up the LTC1289 (see Figure 23). To prevent this, bring either CS high at the 19th SCLK (Figure 24) or clock out only 10 SCLKs (Figure 25) when power shutdown is requested.




Figure 24. Power Shutdown Timing






Figure 25. Power Shutdown Timing

Single Chip 12-Bit Data Acquisition System

FEATURES

- Software Programmable Features
 - -Unipolar/Bipolar Conversion
 - -4 Differential/8 Single Ended Inputs
 - -MSB or LSB First Data Sequence
 - -Variable Data Word Length
 - -Power Shutdown
- Built-In Sample and Hold
- Single Supply 5V or ±5V Operation
- Direct 4 Wire Interface to Most MPU Serial Ports and all MPU Parallel Ports
- 50kHz Maximum Throughput Rate

KEY SPECIFICATIONS

Resolution

12 Bits

■ Fast Conversion Time

13μs Max. Over Temp.

Low Supply Current

6.0mA

LTCMOS is a trademark of Linear Technology Corporation.

DESCRIPTION


The LTC1290 is a data acquisition component which contains a serial I/O successive approximation A/D converter. It uses LTCMOS™ switched capacitor technology to perform either 12-bit unipolar, or 11-bit plus sign bipolar A/D conversions. The 8-channel input multiplexer can be configured for either single ended or differential inputs (or combinations thereof). An on-chip sample and hold is included for all single ended input channels. When the LTC1290 is idle it can be powered down with a serial word in applications where low power consumption is desired.

The serial I/O is designed to be compatible with industry standard full duplex serial interfaces. It allows either MSB or LSB first data and automatically provides 2's complement output coding in the bipolar mode. The output data word can be programmed for a length of 8, 12 or 16-bits. This allows easy interface to shift registers and a variety of processors.

6

TYPICAL APPLICATION

12-Bit 8-Channel Sampling Data Acquisition System



*FOR OVERVOLTAGE PROTECTION ON ONLY ONE CHANNEL LIMIT THE INPUT CURRENT TO 15mA. FOR OVERVOLTAGE PROTECTION ON MORE THAN ONE CHANNEL LIMIT THE INPUT CURRENT TO 7mA PER CHANNEL AND 28mA FOR ALL CHANNELS. (SEE SECTION ON OVERVOLTAGE PROTECTION IN THE APPLICATIONS INFORMATION.) CONVERSION RESULTS ARE NOT VALID WHEN THE SELECTED OR ANY OTHER CHANNEL IS OVERVOLTAGED ($V_{\rm IN} < V^-$ OR $V_{\rm IN} > V_{\rm CC}$).

LTC1290 • TA07


(Notes 1 and 2)

ABSOLUTE MAXIMUM RATINGS

(NOTES TAILS 2)
Supply Voltage (V _{CC}) to GND or V ⁻ 12V
Negative Supply Voltage (V -) 6V to GND
Voltage
Analog and Reference Inputs (V^-) – 0.3V to V_{CC} + 0.3V
Digital Inputs – 0.3V to 12V
Digital Outputs – 0.3V to V _{CC} + 0.3V

ower Dissipation 500mW
perating Temperature Range
LTC1290BC, LTC1290CC, LTC1290DC 0°C to 70°C
LTC1290BI, LTC1290CI, LTC1290DI 40°C to 85°C
LTC1290BM, LTC1290CM, LTC1290DM 55°C to 125°C
torage Temperature Range – 65°C to 150°C
ead Temperature (Soldering, 10 sec.)300°C

PACKAGE/ORDER INFORMATION



CONVERTER AND MULTIPLEXER CHARACTERISTICS (Note 3)

PARAMETER	CONDITIONS	T	LTC1290B MIN TYP	MAX	MIN	TC1290C TYP MAX	MIN TYP MAX	UNITS
Offset Error	(Note 4)		-±	1.5	588	± 1.5	±1.5	LSB
Linearity Error (INL)	(Notes 4 and 5)		MOSA-GNA OT -±	0.5	80	± 0.5	±0.75	LSB
Gain Error	(Note 4)		±	0.5	1410	± 1.0	± 4.0	LSB
Minimum Resolution for Which No Missing Codes are Guaranteed	139/14	•		12	and and	12	аман эссэм моммосо 12	Bits
Analog and REF Input Range	(Note 7)	(B)	(V -) - 0.05V to V _{CC} +	0.05V	(V -) - 0.0	5V to V _{CC} + 0.05V	$(V^-) - 0.05V$ to $V_{CC} + 0.05V$	V
On Channel Leakage Current (Note 8)	On Channel = 5V Off Channel = 0V	•	t uit	19	Mos	±1	±1	μА
	On Channel = 0V Off Channel = 5V	•	1	1		±1	±1	μΑ
Off Channel Leakage Current (Note 8)	On Channel = 5V Off Channel = 0V	•	17 11 11 12 13 14 14 ±	1	READ BUTTA	±1	385 AM 370 AM ±1	μА
- MICHE	On Channel = 0V Off Channel = 5V	•	400 ±	1,000	V > 10 V (13)	DATJOVEC±10 JOST	MAN STATO YEARD ±1	μΑ

AC CHARACT€RISTICS (Note 3)

SYMBOL	PARAMETER	CONDITIONS	виалтано	0		LTC1290B LTC1290C LTC1290D TYP		UNITS
f _{SCLK}	Shift Clock Frequency	V _{CC} = 5V (Note 6)	VC3.0 = 33		0	anding issu	2.0	MHz
f _{ACLK}	A/D Clock Frequency	V _{CC} = 5V (Note 6)	VC1.9 = 33		(Note 10)	z Jugni isv	4.0	MHz
t _{ACC}	Delay Time from CS I to D _{OUT} Data Valid	(Note 9)	30V = 14		Darred	2	en spest in la	ACLK
Sur L		0	V0 = w		Institution.	Tugn lev	el wol il	Cycles
t _{SMPL}	Analog Input Sample Time	See Operating Se	quence of all Nov. A = 30		egettaV t	u ZhuO Isra		SCLK Cycles
t _{CONV}	Conversion Time	See Operating Se	quence		Voltage	52	si we i	ACLK Cycles
t _{CYC}	Total Cycle Time	See Operating Se	quence (Note 6)		12 SCLK + 56 ACLK		18-2-18	Cycles
t _{dDO}	Delay Time, SCLK ↓ to D _{OUT} Data Valid	See Test Circuits	LTC1290BC, LTC1290CC,	•	Inam	130	220	ns
	09		LTC1290DC, LTC1290BI, LTC1290CI, LTC1290DI		In the			21/13
	6 12	C122000. 0	LTC1290BM, LTC1290CM, LTC1290DM	•	- Indito	180	270	ns
t _{dis}	Delay Time, CS 1 to D _{OUT} Hi-Z	See Test Circuits	3,000EXTOTA		1993	70	100	ns
t _{en}	Delay Time, 2nd ACLK I to D _{OUT} Enabled	See Test Circuits	No XIO			130	200	ns
t _{hCS}	Hold Time, CS After Last SCLK↓	V _{CC} = 5V (Note 6)	J.MBCESSUP J		0			ns
t _{hDI}	Hold Time, D _{IN} After SCLK 1	V _{CC} = 5V (Note 6)	Wildleston		50			ns
thDO	Time Output Data Remains Valid After SCLK		AC = 430			50	igrates i	ns
t _f	D _{OUT} Fall Time	See Test Circuits	MOLH S		interfation.	65	130	ns
t _r	D _{OUT} Rise Time	See Test Circuits				25	50	ns
t _{suDI}	Setup Time, D _{IN} Stable Before SCLK †	V _{CC} = 5V (Note 6)		19	50		A second	ns
t _{suCS}	Setup Time, CS ↓ Before Clocking in First Address Bit	(Note 6 and 9)			2 ACLK Cy + 100ns	rcles	Print.	(C.W.)
t _{WH} CS	CS High Time During Conversion	V _{CC} = 5V (Note 6)	Inshib	(B)	52	nd DH Ch	E-1807	ACLK Cycles
C _{IN}	Input Capacitance	Analog Inputs On Off	Channel Channel			100 5		pF pF
	A CONTRACTOR OF THE PARTY OF TH	Digital Inputs			- 0	5		pF

Note 1: Absolute maximum ratings are those values beyond which the life of a device may be impaired.

Note 2: All voltage values are with respect to ground with DGND, AGND, and REF⁻ wired together (unless otherwise noted).

Note 3: $V_{CC} = 5V$, $V_{REF} + = 5V$, $V_{REF} - = 0V$, $V^- = 0V$ for unipolar mode and -5V for bipolar mode, ACLK = 4.0MHz unless otherwise specified. The \bullet indicates specs which apply over the full operating temperature range; all other limits and typicals $T_A = 25^{\circ}C$.

Note 4: These specs apply for both unipolar and bipolar modes. In bipolar mode, one LSB is equal to the bipolar input span ($2V_{REF}$) divided by 4096. For example, when $V_{REF} = 5V$, 1LSB (bipolar) = 2(5V)/4096 = 2.44mV.

Note 5: Integral non-linearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

Note 6: Recommended operating conditions.

Note 7: Two on-chip diodes are tied to each reference and analog input which will conduct for reference or analog input voltages one diode drop below V^- or one diode drop above $V_{\rm CC}$. Be careful during testing at low $V_{\rm CC}$

levels (4.5V), as high level reference or analog inputs (5V) can cause this input diode to conduct, especially at elevated temperatures, and cause errors for inputs near full scale. This spec allows 50mV forward bias of either diode. This means that as long as the reference or analog input does not exceed the supply voltage by more than 50mV, the output code will be correct. To achieve an absolute 0V to 5V input voltage range will therefore require a minimum supply voltage of 4.950V over initial tolerance, temperature variations and loading.

Note 8: Channel leakage current is measured after the channel selection.

Note 9: To minimize errors caused by noise at the chip select input, the internal circuitry waits for two ACLK falling edge after a chip select falling edge is detected before responding to control input signals. Therefore, no attempt should be made to clock an address in or data out until the minimum chip select setup time has elapsed.


Note 10: Increased leakage currents at elevated temperatures cause the S/H to droop, therefore it's recommended that $f_{ACLK} \ge 500$ kHz at 125°C, $f_{ACLK} \ge 125$ kHz at 85°C, and $f_{ACLK} \ge 15$ kHz at 25°C.

DIGITAL AND DC ELECTRICAL CHARACTERISTICS (Note 3)


SYMBOL	PARAMETER	CONDITION	s		MIN	LTC1290B LTC1290C LTC1290D TYP	MAX	UNITS
V _{IH}	High Level Input Voltage	V _{CC} = 5.25V	Haban Na	•	2.0	VN	named tool Direct	V
V _{IL}	Low Level Input Voltage	V _{CC} = 4.75V	Rendft Valu	•		V.	0.8	V
I _{IH}	High Level Input Current	V _{IN} = V _{CC}	(6)	•	Velidi	MAN AND DE L	2.5	μА
IIL	Low Level Input Current	V _{IN} = 0V		•			-2.5	μА
V _{OH}	High Level Output Voltage	V _{CC} = 4.75V	, I ₀ = 10μΑ I ₀ = 360μΑ		2.4	4.7 4.0	amusagon gerana	V
V _{OL}	Low Level Output Voltage	V _{CC} = 4.75V	, I ₀ = 1.6mA	•			0.4	V
loz	Hi-Z Output Leakage	V _{OUT} = V _{CC} , \overline{CS} High V _{OUT} = 0V, \overline{CS} High					3 -3	μA μA
ISOURCE	Output Source Current	V _{OUT} = 0V	Teal Chaultas LTC1280BIC, LTI	898	hile	-20	Duby Time, SOUCE	mA
I _{SINK}	Output Sink Current	V _{OUT} = V _{CC}	FI SONSTOLL			20		mA
Icc	Positive Supply Current	CS High	T 1 489000# 17	•		6	12	mA
	70 100	CS High, Power Shutdown,	LTC1290BC, LTC1290CC, LTC1290DC, LTC1290BI, LTC1290CI, LTC1290DI	•		5	10	μА
en en	10	ACLK off	LTC1290BM, LTC1290CM, LTC1290DM	•		5	15	μА
I _{REF}	Reference Current	V _{REF} = 5V		•	DUSTR soil	10	50	μА
Γ.	Negative Supply Current	CS High	1100			1	50	μА

TEST CIRCUITS


On and Off Channel Leakage Current



Load Circuit for t_{dis} and t_{en}




Voltage Waveforms for D_{OUT} Delay Time, t_{dDO}



Voltage Waveform for DOUT Rise and Fall Times, tr, tf



Load Circuit for t_{dDO}, t_r, and t_f






6

TEST CIRCUITS






NOTE 1: WAVEFORM 1 IS FOR AN OUTPUT WITH INTERNAL CONDITIONS SUCH THAT THE OUTPUT IS HIGH UNLESS DISABLED BY THE OUTPUT CONTROL. NOTE 2: WAVEFORM 2 IS FOR AN OUTPUT WITH INTERNAL CONDITIONS SUCH THAT THE OUTPUT IS LOW UNLESS DISABLED BY THE OUTPUT CONTROL.


PIN FUNCTIONS


#	PIN	FUNCTION	DESCRIPTION TO THE PROPERTY OF
1-8	CH0-CH7	Analog Inputs	The analog inputs must be free of noise with respect to AGND.
9	COM	Common	The common pin defines the zero reference point for all single ended inputs. It must be free of
			noise and is usually tied to the analog ground plane.
10	DGND	Digital Ground	This is the ground for the internal logic. Tie to the ground plane.
11	AGND	Analog Ground	AGND should be tied directly to the analog ground plane.
12	V -	Negative Supply	Tie V to most negative potential in the circuit. (Ground in single supply applications.)
13, 14	REF -, REF +	Reference Inputs	The reference inputs must be kept free of noise with respect to AGND.
15	CS	Chip Select Input	A logic low on this input enables data transfer.
16	D _{OUT}	Digital Data Output	The A/D conversion result is shifted out of this output.
17	D _{IN}	Data Input	The A/D configuration word is shifted into this input.
18	SCLK	Shift Clock	This clock synchronizes the serial data transfer.
19	ACLK	A/D Conversion Clock	This clock controls the A/D conversion process.
20	V _{CC}	Positive Supply	This supply must be kept free of noise and ripple by bypassing directly to the analog ground plane.


BLOCK DIAGRAM





TYPICAL PERFORMANCE CHARACTERISTICS

























*MAXIMUM ACLK FREQUENCY REPRESENTS THE ACLK FREQUENCY AT WHICH A 0.1LSB SHIFT IN THE ERROR AT ANY CODE TRANSITION FROM ITS 4MHz VALUE IS FIRST DETECTED.

TYPICAL PERFORMANCE CHARACTERISTICS

100

100





RSOURCE +


Sample and Hold Acquisition **Time vs Source Resistance**

V_{CC} = 5V T_A = 25°C


OV TO 5V INPUT STE


10k

Supply Current (Power Shutdown) vs Temperature



**MAXIMUM RFILTER REPRESENTS THE FILTER RESISTOR VALUE AT WHICH A 0.1LSB CHANGE IN FULL-SCALE ERROR FROM ITS VALUE AT RFILTER = 0 IS FIRST DETECTED.







Input Channel Leakage Current vs

1k

RSOURCE + (Ω)



Noise Error vs Reference Voltage



APPLICATIONS INFORMATION

The LTC1290 is a data acquisition component which contains the following functional blocks:

- 1. 12-bit successive approximation capacitive A/D converter
- 2. Analog multiplexer (MUX)
- 3. Sample and hold (S/H)
- 4. Synchronous, full duplex serial interface
- 5. Control and timing logic


DIGITAL CONSIDERATIONS

Serial Interface

The LTC1290 communicates with microprocessors and other external circuitry via a synchronous, full duplex, four wire serial interface (see Operating Sequence). The shift clock (SCLK) synchronizes the data transfer with each bit being transmitted on the falling SCLK edge and captured on the rising SCLK edge in both transmitting and receiving systems. The data is transmitted and received simultaneously (full duplex).


Data transfer is initiated by a falling chip select (\overline{CS}) signal. After the falling \overline{CS} is recognized, an 8-bit input word is shifted into the D_{IN} input which configures the LTC1290 for the next conversion. Simultaneously, the result of the previous conversion is output on the D_{OUT} line. At the end of the data exchange the requested conversion begins and \overline{CS} should be brought high. After t_{CONV} , the conversion is complete and the results will be available on the next data transfer cycle. As shown below, the result of a conversion is delayed by one \overline{CS} cycle from the input word requesting it.

recognized. Further inputs on the D_{IN} pin are then ignored until the next $\overline{\text{OS}}$ cycle. The eight bits of the input word are defined as follows:




MUX Address

The first four bits of the input word assign the MUX configuration for the requested conversion. For a given channel selection, the converter will measure the voltage between the two channels indicated by the + and - signs in the selected row of the following table. Note that in differential mode (SGL/DIFF = 0) measurements are limited to four adjacent input pairs with either polarity. In single ended mode, all input channels are measured with respect to COM.



Input Data Word

The LTC1290 eight bit data word is clocked into the D_{IN} input on the first eight rising SCLK edges after chip select is







Table 1. Multiplexer Channel Selection


MUX ADDRESS				DIFFERENTIAL CHANNEL SELECTION								
SGL/ DIFF	ODD/ SIGN	SEL 1	ECT 0	0	1	2	3	4	5	6	7	
0	0	0	0	+	-	7		011	114	TIM	1	
0	0	0	1		-	+	-					
0	0	1	0		4			+	-			
0	0	1	1	- 18	8.11			1 0-01	1000	+	8-	
0	1	0	0	-	+			000	0.00	1000	0	
0	1	0	1	1 8		-	+	100				
0	1	1	0			1 man	Tribly.	- Direction	+	217.10	200	
0	1	1	1				1			-	+	

M	SINGLE ENDED CHANNEL SELECTION											
SGL/ DIFF	ODD/ SIGN	SEL 1	ECT 0	0	1	2	3	4	5	6	7	COM
1	0	0	0	+	WIR	14 15	4 (1)	N III	HOL	VIII.	2.4	NATU
1	0	0	1	93-1	SUIB	+	81.1	nu	15/1	Y at	Cal	GY_IL
1	0	1	0	1.131	S A	108	PLIST:	+	13	IUS:	1 4	B LO
1	0	1	1	Dill	ti.m	ron	181	84	THE	+	Viii	0 (10)
1	1	0	0		+							-
1	1	0	1				+					-
1	1	1	0			380			+			-
1	1	1	1	Min	DATEST:	300	lesserie)	Feet	maile	ii.	+	-


4 Differential



8 Single Ended



Combinations of Differential and Single Ended



Changing the MUX Assignment "On the Fly"




Figure 1. Examples of Multiplexer Options on the LTC1290

Unipolar/Bipolar (UNI)

The fifth input bit (UNI) determines whether the conversion will be unipolar or bipolar. When UNI is a logical one, a unipolar conversion will be performed on the selected input voltage. When UNI is a logical zero, a bipolar conversion will result. The input span and code assignment for each conversion type are shown in the figures below.


Unipolar Output Code (UNI = 1)

OUTPUT CODE	INPUT VOLTAGE	INPUT VOLTAGE (V _{REF} = 5V)
111111111111	V _{REF} – 1LSB	4.9988V
111111111110	V _{REF} - 2LSB	4.9976V
•		0 0
•	•	
00000000001	1LSB	0.0012V
00000000000	OV	OV


Bipolar Output Code (UNI = 0)

OUTPUT CODE	INPUT VOLTAGE	(V _{REF} = 5V)
011111111111	V _{RFF} – 1LSB	4.9976V
011111111110	V _{RFF} – 2LSB	4.9851V
88	• alfns:	BRICA .
•	•	
allimin*		- (3/H•H)
000000000001	1LSB	0.0024V
00000000000	OV	- OV
111111111111	-1LSB	-0.0024V
111111111110	- 2LSB	-0.0048V
	•	
10000000001	- (V _{RFF}) + 1LSB	- 4.9976V
100000000000	- (V _{RFF})	-5.0000V

Unipolar Transfer Curve (UNI = 1)



Bipolar Transfer Curve (UNI = 0)



MSB First/LSB First Format (MSBF)

The output data of the LTC1290 is programmed for MSB first or LSB first sequence using the MSBF bit. For MSBF first output data the input word clocked to the LTC1290 should always contain a logical one in the sixth bit location (MSBF bit). Likewise for LSB first output data the input word clocked to the LTC1290 should always contain a zero in the MSBF bit location. The MSBF bit affects only the order of the output data word. The order of the input word is unaffected by this bit.

MSBF	OUTPUT FORMAT
0	LSB First
1	MSB First

Word Length (WL1, WL0) and Power Shutdown


The last two bits of the input word (WL1 and WL0) program the output data word length and the power shutdown feature of the LTC1290. Word lengths of 8, 12 or 16-bits can be selected according to the following table. The WL1 and WL0 bits in a given D_{IN} word control the length of the present, not the next, D_{OUT} word. WL1 and WL0 are never "don't cares" and must be set for the correct D_{OUT} word length even when a "dummy" D_{IN} word is sent. On any


transfer cycle, the word length should be made equal to the number of SCLK cycles sent by the MPU. Power down will occur when WL1 = 0 and WL0 = 1 is selected. The previous conversion result will be clocked out as a 10-bit word so a "dummy" conversion is required before powering down the LTC1290. Conversions are resumed once CS goes low or an SCLK is applied, if CS is already low.

WL1	WL0	OUTPUT WORD LENGTH
0	0	8-Bits
0		Power Shutdown
1	0	12-Bits
1	1	16-Bits

Deglitcher

A deglitching circuit has been added to the Chip Select input of the LTC1290 to minimize the effects of errors caused by noise on that input. This circuit ignores changes in state on the $\overline{\text{CS}}$ input that are shorter in duration than one ACLK cycle. After a change of state on the $\overline{\text{CS}}$ input, the LTC1290 waits for two falling edge of the ACLK before recognizing a valid chip select. One indication of $\overline{\text{CS}}$ recognition is the D_{OUT} line becoming active (leaving the Hi-Z state). Note that the deglitching applies to both the rising and falling $\overline{\text{CS}}$ edges.





*IN UNIPOLAR MODE, THESE BITS ARE FILLED WITH ZEROES.
IN BIPOLAR MODE, THE SIGN BIT IS EXTENDED INTO THESE LOCATIONS.

Figure 2. Data Output (D_{OUT}) Timing with Different Word Lengths

CS Low During Conversion

In the normal mode of operation, \overline{CS} is brought high during the conversion time. The serial port ignores any SCLK activity while \overline{CS} is high. The LTC1290 will also operate with \overline{CS} low during the conversion. In this mode, SCLK

must remain low during the conversion as shown in the following figure. After the conversion is complete, the D_{OUT} line will become active with the first output bit. Then the data transfer can begin as normal.




Figure 4. CS Low During Conversion

Microprocessor Interfaces

The LTC1290 can interface directly (without external hardware) to most popular microprocessor (MPU) synchronous serial formats (see Table 2). If an MPU without a serial interface is used, then 4 of the MPU's parallel port lines can be programmed to form the serial link to the LTC1290. Included here are two serial interface examples and one example showing a parallel port programmed to form the serial interface.

Table 2. Microprocessors with Hardware Serial Interfaces Compatible with the LTC1290**

PART NUMBER	TYPE OF INTERFACE		
Motorola	erenene.		
MC6805S2, S3	SPI		
MC68HC11	SPI		
MC68HC05	SPI		
RCA			
CDP68HC05	SPI		
Hitachi	9 18 98 88 40 40 8		
HD6305	SCI Synchronous		
HD6301	SCI Synchronous		
HD63701	SCI Synchronous		
HD6303	SCI Synchronous		
HD64180	SCI Synchronous		
National Semiconducto	r		
COP400 Family	MICROWIRE†		
COP800 Family	MICROWIRE/PLUS†		
NS8050U	MICROWIRE/PLUS		
HPC16000 Family	MICROWIRE/PLUS		
Texas Instruments			
TMS7002	Serial Port		
TMS7042	Serial Port		
TMS70C02	Serial Port		
TMS70C42	Serial Port		
TMS32011*	Serial Port		
TMS32020*	Serial Port		
TMS370C050	SPI		

^{*}Requires external hardware

Serial Port Microprocessors


Most synchronous serial formats contain a shift clock (SCLK) and two data lines, one for transmitting and one for

receiving. In most cases data bits are transmitted on the falling edge of the clock (SCLK) and captured on the rising edge. However, serial port formats vary among MPU manufacturers as to the smallest number of bits that can be sent in one group (e.g., 4-bit, 8-bit or 16-bit transfers). They also vary as to the order in which the bits are transmitted (LSB or MSB first). The following examples show how the LTC1290 accommodates these differences.

National MICROWIRE (COP402)

The COP402 transfers data MSB first and in 4-bit increments (nibbles). This is easily accommodated by setting the LTC1290 to MSB first format and 12-bit word length. The data output word is then received by the COP402 in three 4-bit blocks.

Hardware and Software Interface to COP402 Processor



DOUT from LTC1290 stored in COP402 RAM

	MSB‡	
Location \$13	B11 B10 B9 B8	first 4 bits
Location \$14	B7 B6 B5 B4	second 4 bits
	LSB	
Location \$15	B3 B2 B1 B0	third 4 bits

‡B11 is MSB in unipolar or sign bit in bipolar

^{**}Contact factory for interface information for processors not on this list †MICROWIRE and MICROWIRE/PLUS are trademarks of National Semiconductor Corp.

6

APPLICATIONS INFORMATION


COP402 Code

MNEMONIC CLRA			COMMENTS MUST BE FIRST INSTRUCTION		
	STII	8	FIRST D _{IN} NIBBLE IN \$10		
	STII	E	SECOND DIN NIBBLE IN \$11		
	STII	0	NULL DATA IN \$12, B = \$13		
	LEI	C	SET EN TO (1100) BIN		
LOOP	SC		CARRY SET		
	LDD	1,0	LOAD FIRST DIN NIBBLE IN ACC		
		0	G0 (CS) CLEARED		
	XAS		ACC TO SHIFT REG. BEGIN SHIFT		
	LDD	01,1.08	LOAD NEXT DIN NIBBLE IN ACC		
	NOP		TIMING		
	XAS		NEXT NIBBLE, SHIFT CONTINUES		
	XIS	0	FIRST NIBBLE D _{OUT} TO \$13		
	LDD	1,2	PUT NULL DATA IN ACC		
	XAS		SHIFT CONTINUES, DOUT TO ACC		
	XIS	0	NEXT NIBBLE D _{OUT} TO \$14		
	RC		CLEAR CARRY		
	CLRA		CLEAR ACC		
	XAS		THIRD NIBBLE DOUT TO ACC		
	001	1 1 100	G0 (CS) SET		
	XIS	0	THIRD NIBBLE D _{OUT} TO \$15		
	LBI	1,3	SET B REG. FOR NEXT LOOP		

Motorola SPI (MC68HC05C4)

The MC68HC05C4 transfers data MSB first and in 8-bit increments. Programming the LTC1290 for MSB first format and 16-bit word length allows the 12-bit data output to be received by the MPU as two 8-bit bytes with the final 4 unused bits filled with zeroes by the LTC1290.

Hardware and Software Interface to Motorola MC68HC05C4 Processor



D_{OUT} from LTC1290 stored in MC68HC05C4 RAM

	MSB*	
Location \$61	B11 B10 B9 B8 B7 B6 B5 B4	byte 1
Location \$62	LSB	
	B3 B2 B1 B0 0 0 0 0	byte 2

*B11 is MSB in unipolar or sign bit in bipolar

MC68HC05C4 Code

MNEMONIC		C	COMMENTS
	LDA	#\$50	CONFIGURATION DATA FOR SPCR
	STA	\$0A	LOAD DATA INTO SPCR (\$0A)
	LDA	#\$FF	CONFIG. DATA FOR PORT C DDR
	STA	\$06	LOAD DATA INTO PORT C DDR
	LDA	#\$0F	LOAD LTC1290 DIN DATA INTO ACC
	STA	\$50	LOAD LTC1290 D _{IN} DATA INTO \$50
START	BCLR	0,\$02	CO GOES LOW (CS GOES LOW)
	LDA	\$50	LOAD DIN INTO ACC FROM \$50
	STA	\$0C	LOAD D _{IN} INTO SPI. START SCK
	NOP		8 NOPs FOR TIMING
	LDA	\$0B	CHECK SPI STATUS REG
	LDA	\$0C	LOAD LTC1290 MSBs INTO ACC
	STA	\$61	STORE MSBs IN \$61
	STA	\$0C	START NEXT SPI CYCLE
	NOP		6 NOPs FOR TIMING
	BSET	0,\$02	CO GOES HIGH (CS GOES HIGH)
	LDA	\$0B	CHECK SPI STATUS REGISTER
	LDA	\$0C	LOAD LTC1290 LSBs INTO ACC
	STA	\$62	STORE LSBs IN \$62


Parallel Port Microprocessors

When interfacing the LTC1290 to an MPU which has a parallel port, the serial signals are created on the port with software. Three MPU port lines are programmed to create the $\overline{\text{CS}}$, SCLK and D $_{\text{IN}}$ signals for the LTC1290. A fourth port line reads the D $_{\text{OUT}}$ line. An example is made of the Intel 8051/8052/80C252 family.

Intel 8051

To interface to the 8051, the LTC1290 is programmed for MSB first format and 12-bit word length. The 8051 generates $\overline{\text{CS}}$, SCLK and DIN on three port lines and reads DOUT on the fourth.

Hardware and Software Interface to Intel 8051 Processor



Dout from LTC1290 stored in 8051 RAM

	MSB	*						
R2	B11	B10	B9	B8	B7	B6	B5	54
	0343	UTAL	1	SB	10			
R3	B3	B2	B1 E	30	0	0	0	0

*B11 is MSB in unipolar or sign bit in bipolar

8051 Code

	MNEMON	IIC	COMMENTS		
NOITO BARB	MOV CLR SETB	P1, #02H P1.3 P1.4	BIT 1 PORT 1 SET AS INPUT SCLK GOES LOW CS GOES HIGH		
CONT	MOV CLR	A, #0EH P1.4	D _{IN} WORD FOR LTC1290 CS GOES LOW		
	MOV	R4, #08H	LOAD COUNTER DELAY FOR DEGLITCHER		
LOOP	RLC MOV SETB	C, P1.1 A P1.2, C P1.3	READ DATA BIT INTO CARRY ROTATE DATA BIT INTO ACC OUTPUT DIN BIT TO LTC1290 SCLK GOES HIGH		
	CLR DJNZ MOV MOV	P1.3 R4, LOOP R2, A C, P1.1	SCLK GOES LOW NEXT BIT STORE MSBs IN R2 READ DATA BIT INTO CARRY		
	CLR RLC SETB CLR	A P1.3 P1.3	CLEAR ACC ROTATE DATA BIT INTO ACC SCLK GOES HIGH SCLK GOES LOW		
	01.0	C, P1.1 A P1.3 P1.3	READ DATA BIT INTO CARRY ROTATE DATA BIT INTO ACC SCLK GOES HIGH SCLK GOES LOW		
	MOV RLC SETB	C, P1.1 A P1.3	READ DATA BIT INTO CARRY ROTATE DATA BIT INTO ACC SCLK GOES HIGH		
	CLR MOV RRC RRC	P1.3 C, P1.1 A	SCLK GOES LOW READ DATA BIT INTO CARRY ROTATE RIGHT INTO ACC ROTATE RIGHT INTO ACC		
	RRC RRC MOV	A A R3, A	ROTATE RIGHT INTO ACC ROTATE RIGHT INTO ACC STORE LSBs IN R3		
	SETB CLR SETB	P1.3 P1.3 P1.4	SCLK GOES HIGH SCLK GOES LOW CS GOES HIGH		
DELAY	MOV DJNZ	R5, #0BH R5, DELAY	LOAD COUNTER GO TO DELAY IF NOT DONE		






Figure 5. Several LTC1290s Sharing One 3 Wire Serial Interface

Sharing the Serial Interface

The LTC1290 can share the same 3 wire serial interface with other peripheral components or other LTC1290s (see Figure 5). In this case, the $\overline{\text{CS}}$ signals decide which LTC1290 is being addressed by the MPU.

ANALOG CONSIDERATIONS

1. Grounding

The LTC1290 should be used with an analog ground plane and single point grounding techniques.

Pin 11 (AGND) should be tied directly to this ground plane.

Pin 10 (DGND) can also be tied directly to this ground plane because minimal digital noise is generated within the chip itself.

Pin 20 (V_{CC}) should be bypassed to the ground plane with a 22μ F tantalum with leads as short as possible. Pin 12 (V^-) should be bypassed with a 0.1μ F ceramic disk. For single supply applications, V^- can be tied to the ground plane.

It is also recommended that pin 13 (REF⁻) and pin 9 (COM) be tied directly to the ground plane. All analog inputs should be referenced directly to the single point ground. Digital inputs and outputs should be shielded from and/or routed away from the reference and analog circuitry.

Figure 6 shows an example of an ideal ground plane design for a two sided board. Of course this much ground plane will not always be possible, but users should strive to get as close to this ideal as possible.




Figure 6. Example Ground Plane for the LTC1290

2. Bypassing

For good performance, V_{CC} must be free of noise and ripple. Any changes in the V_{CC} voltage with respect to analog ground during a conversion cycle can induce errors or noise in the output code. V_{CC} noise and ripple can be kept below 0.5mV by bypassing the V_{CC} pin directly to the analog ground plane with a $22\mu F$ tantalum capacitor and leads as short as possible. The lead from the device to the V_{CC}

supply should also be kept to a minimum and the V_{CC} supply should have a low output impedance such as that obtained from a voltage regulator (e.g. LT323A). Figures 7 and 8 show the effects of good and poor V_{CC} bypassing.



HORIZONTAL: 10µs/DIV

Figure 7. Poor V_{CC} Bypassing. Noise and Ripple Can Cause A/D Errors



Figure 8. Good V_{CC} Bypassing Keeps Noise and Ripple on V_{CC} Below 1mV $\,$

3. Analog Inputs

Because of the capacitive redistribution A/D conversion techniques used, the analog inputs of the LTC1290 have capacitive switching input current spikes. These current spikes settle quickly and do not cause a problem. However, if large source resistances are used or if slow settling op amps drive the inputs, care must be taken to insure that the transients caused by the current spikes settle completely before the conversion begins.

Source Resistance

The analog inputs of the LTC1290 look like a 100pF capacitor (C_{IN}) is series with a 500 Ω resistor (R_{ON}) as shown in Figure 9. C_{IN} gets switched between the selected "+" and "–" inputs once during each conversion cycle. Large external source resistors and capacitances will slow the set-

tling of the inputs. It is important that the overall RC time constants be short enough to allow the analog inputs to completely settle within the allowed time.

"+" Input Settling

This input capacitor is switched onto the "+" input during the sample phase (t_{SMPL} , see Figure 10). The sample phase starts at the 4th SCLK cycle and lasts until the falling edge of the last SCLK (the 8th, 12th or 16th SCLK cycle depending on the selected word length). The voltage on the "+" input must settle completely within this sample time. Minimizing R_{SOURCE}^+ and C1 will improve the input settling time. If large "+" input source resistance must be used, the sample time can be increased by using a slower SCLK frequency or selecting a longer word length. With the minimum possible sample time of $2\mu s$, $R_{SOURCE}^+ < 1k$ and C1 < 20pF will provide adequate settling.

"-" Input Settling

At the end of the sample phase the input capacitor switches to the "-" input and the conversion starts (see Figure 10). During the conversion, the "+" input voltage is effectively "held" by the sample and hold and will not affect the conversion result. However, it is critical that the "-" input voltage be free of noise and settle completely during the first four ACLK cycles of the conversion time. Minimizing $R_{\rm SOURCE}^-$ and C2 will improve settling time. If large "-" input source resistance must be used, the time allowed for settling can be extended by using a slower ACLK frequency. At the maximum ACLK rate of 4MHz, $R_{\rm SOURCE}^- < 250\Omega$ and C2 < 20pF will provide adequate settling.




Figure 9. Analog Input Equivalent Circuit



6

APPLICATIONS INFORMATION

Input Op Amps

When driving the analog inputs with an op amp it is important that the op amp settle within the allowed time (see Figure 10). Again, the "+" and "-" input sampling times can be extended as described above to accommodate slower op amps. Most op amps including the LT1006 and LT1013 single supply op amps can be made to settle well even with the minimum settling windows of $2\mu s$ ("+" input) and $1\mu s$ ("-" input) which occur at the maximum clock rates (ACLK=4MHz and SCLK=2MHz). Figures 11 and 12 show examples of adequate and poor op amp settling.

RC Input Filtering

It is possible to filter the inputs with an RC network as shown in Figure 13. For large values of C_F (e.g., $1\mu F$), the capacitive input switching currents are averaged into a net DC current. Therefore, a filter should be chosen with a small resistor and large capacitor to prevent DC drops across the resistor. The magnitude of the DC current is approximately $I_{DC}=100pF\times V_{IN}/t_{CYC}$ and is roughly proportional to V_{IN} . When running at the minimum cycle time of $20\mu s$, the input current equals $25\mu A$ at $V_{IN}=5V$. In this case, a filter resistor of 5Ω will cause 0.1LSB of full-scale error. If a larger filter resistor must be used, errors can be eliminated by increasing the cycle time as shown in the typical curve of Maximum Filter Resistor vs Cycle Time.



Figure 11. Adequate Settling of Op Amps Driving Analog Input




Figure 12. Poor Op Amp Settling Can Cause A/D Errors




Figure 13. RC Input Filtering




Figure 10. "+" and "-" Input Settling Windows



Input Leakage Current

Input leakage currents can also create errors if the source resistance gets too large. For instance, the maximum input leakage specification of $1\mu A$ (at $125^{\circ}C$) flowing through a source resistance of $1k\Omega$ will cause a voltage drop of 1mV or 0.8LSB. This error will be much reduced at lower temperatures because leakage drops rapidly (see typical curve of Input Channel Leakage Current vs Temperature).

Noise Coupling into Inputs

High source resistance input signals ($>500\Omega$) are more sensitive to coupling from external sources. It is preferable to use channels near the center of the package (i.e., CH2-CH7) for signals which have the highest output resistance because they are essentially shielded by the pins on the package ends (DGND and CH0). Grounding any unused inputs (especially the end pin, CH0) will also reduce outside coupling into high source resistances.

4. Sample and Hold

Single Ended Inputs

The LTC1290 provides a built-in sample and hold (S&H) function for all signals acquired in the single ended mode (COM pin grounded). This sample and hold allows the LTC1290 to convert rapidly varying signals (see typical curve of S&H Acquisition Time vs Source Resistance). The input voltage is sampled during the t_{SMPL} time as shown in Figure 10. The sampling interval begins after the fourth MUX address bit is shifted in and continues during the remainder of the data transfer. On the falling edge of the final SCLK, the S&H goes into hold mode and the conversion begins. The voltage will be held on either the 8th, 12th or 16th falling edge of the SCLK depending on the word length selected.

Differential Inputs

With differential inputs or when the COM pin is not tied to ground, the A/D no longer converts just a single voltage but rather the difference between two voltages. In these cases, the voltage on the selected "+" input is still sam-

pled and held and therefore may be rapidly time varying just as in single ended mode. However, the voltage on the selected "-" input must remain constant and be free of noise and ripple throughout the conversion time. Otherwise, the differencing operation may not be performed accurately. The conversion time is 52 ACLK cycles. Therefore, a change in the "-" input voltage during this interval can cause conversion errors. For a sinusoidal voltage on the "-" input this error would be:

$$V_{ERROR(MAX)} = V_{PEAK} \times 2 \times \pi \times f("-") \times 52/f_{ACLK}$$

Where f("-") is the frequency of the "-" input voltage, V_{PEAK} is its peak amplitude and f_{ACLK} is the frequency of the ACLK. In most cases V_{ERROR} will not be significant. For a 60Hz signal on the "-" input to generate a 1/4LSB error $(300\mu V)$ with the converter running at ACLK = 4MHz, its peak value would have to be 61mV.

5. Reference Inputs

The voltage between the reference inputs of the LTC1290 defines the voltage span of the A/D converter. The reference inputs will have transient capacitive switching currents due to the switched capacitor conversion technique (see Figure 14). During each bit test of the conversion (every 4 ACLK cycles), a capacitive current spike will be generated on the reference pins by the A/D. These current spikes settle quickly and do not cause a problem. However, if slow settling circuitry is used to drive the reference inputs, care must be taken to insure that transients caused by these current spikes settle completely during each bit test of the conversion.




Figure 14. Reference Input Equivalent Circuit

When driving the reference inputs, two things should be kept in mind:

- 1. Transients on the reference inputs caused by the capacitive switching currents must settle completely during each bit test (each 4 ACLK cycles). Figures 15 and 16 show examples of both adequate and poor settling. Using a slower ACLK will allow more time for the reference to settle. However, even at the maximum ACLK rate of 4MHz most references and op amps can be made to settle within the 1μ s bit time. For example the LT1027 will settle adequately or with a 10μ F bypass capacitor at REF+ the LT1021 can also be used.
- It is recommended that the REF⁻ input be tied directly
 to the analog ground plane. If REF⁻ is biased at a voltage other than ground, the voltage must not change
 during a conversion cycle. This voltage must also be
 free of noise and ripple with respect to analog ground.




Figure 15. Adequate Reference Settling




Figure 16. Poor Reference Settling Can Cause A/D Errors

6. Reduced Reference Operation

The effective resolution of the LTC1290 can be increased by reducing the input span of the converter. The LTC1290 exhibits good linearity and gain over a wide range of reference voltages (see typical curves of Linearity and Gain Error vs Reference Voltage). However, care must be taken when operating at low values of V_{REF} because of the reduced LSB step size and the resulting higher accuracy requirement placed on the converter. The following factors must be considered when operating at low V_{REF} values.

- 1. Offset
- 2. Noise

Offset with Reduced VRFF

The offset of the LTC1290 has a larger effect on the output code when the A/D is operated with reduced reference voltage. The offset (which is typically a fixed voltage) becomes a larger fraction of an LSB as the size of the LSB is reduced. The typical curve of Unadjusted Offset Error vs Reference Voltage shows how offset in LSBs is related to reference voltage for a typical value of V_{OS} . For example, a V_{OS} of 0.1mV which is 0.1LSB with a 5V reference becomes 0.4LSB with a 1.25V reference. If this offset is unacceptable, it can be corrected digitally by the receiving system or by offsetting the "-" input to the LTC1290.

Noise with Reduced VREF

The total input referred noise of the LTC1290 can be reduced to approximately $200\mu V$ peak-to-peak using a ground plane, good bypassing, good layout techniques and minimizing noise on the reference inputs. This noise is insignificant with a 5V reference but will become a larger fraction of an LSB as the size of the LSB is reduced. The typical curve of Noise Error vs Reference Voltage shows the LSB contribution of this $200\mu V$ of noise.

For operation with a 5V reference, the $200\mu V$ noise is only 0.16LSB peak-to-peak. In this case, the LTC1290 noise will contribute virtually no uncertainty to the output code. However, for reduced references, the noise may become a significant fraction of an LSB and cause undesirable jitter

in the output code. For example, with a 1.25V reference, this same $200\mu V$ noise is 0.64LSB peak-to-peak. This will reduce the range of input voltages over which a stable output code can be achieved by 0.64LSB. In this case averaging readings may be necessary.

This noise data was taken in a very clean setup. Any setup induced noise (noise or ripple on V_{CC} , V_{REF} , V_{IN} or V^-) will add to the internal noise. The lower the reference voltage to be used, the more critical it becomes to have a clean, noise-free setup.

7. LTC1290 AC Characteristics

Two commonly used figures of merit for specifying the dynamic performance of the A/D's in digital signal processing applications are the Signal-to-Noise Ratio (SNR) and the "effective number of bits (ENOB)." SNR is defined as the ratio of the RMS magnitude of the funda-




Figure 17A. LTC1290 FFT Plot




Figure 18. LTC1290 ENOB vs Input Frequency

mental to the RMS magnitude of all the nonfundamental signals up to the Nyquist frequency (half the sampling frequency). The theoretical maximum SNR for a sine wave input is given by

SNR = (6.02N + 1.76dB)

where N is the number of bits. Thus the SNR is a function of the resolution of the A/D. For an ideal 12-bit A/D the SNR is equal to 74dB. A Fast Fourier Transform (FFT) plot of the output spectrum of the LTC1290 is shown in Figures 17A and 17B. The input (F_{IN}) frequencies are 1kHz and 25kHz with the sampling frequency (F_{S}) at 50.6kHz. The SNR obtained from the plot are 73.25dB and 72.54dB.

Rewriting the SNR expression it is possible to obtain the equivalent resolution based on the SNR measurement.

N = (SNR - 1.76dB)/6.02




Figure 17B. LTC1290 FFT Plot




Figure 19. LTC1290 FFT Plot



This is the so-called effective number of bits (ENOB). For the example shown in Figures 17A and 17B, N=11.9 bits and 11.8 bits, respectively. Figure 18 shows a plot of ENOB as a function of input frequency. The curve shows the A/D's ENOB remain in the range of 11.9 to 11.8 for input frequencies up to Fs/2.

Figure 19 shows an FFT plot of the output spectrum for two tones applied to the input of the A/D. Non-linearities in the A/D will cause distortion products at the sum and difference frequencies of the fundamentals and products of the fundamentals. This is classically referred to as intermodulation distortion (IMD).

8. Overvoltage Protection

Applying signals to the analog MUX that exceed the positive or negative supply of the device will degrade the accuracy of the A/D and possibly damage the device. For example this condition would occur if a signal is applied to the analog MUX before power is applied to the LTC1290. Another example, is the input source is operating from different supplies of larger value than the LTC1290. These conditions should be prevented either with proper supply sequencing or by use of external circuitry to clamp or current limit the input source. As shown in Figure 20, a $1k\Omega$ resistor is enough to stand off $\pm 15V$ (15mA for one only channel). If more than one channel exceeds the supplies than the following guidelines can be used. Limit the current to 7mA per channel and 28mA for all channels. This means four channels can handle 7mA of input current each. Reducing the ACLK and SCLK frequencies from the maximum of 4MHz and 2MHz, respectively (See Typical Performance Characteristics Curves Maximum ACLK Frequency vs Source Resistance and Sample and Hold Acquisition Time vs Source Resistance.) allows the use of larger current limiting resistors. Use 1N4148 diode clamps from the MUX inputs to V_{CC} and V⁻ if the value of the series resistor will not allow the maximum clock speeds to be used or if an unknown source is used to drive the LTC1290 MUX inputs.

How the various power supplies to the LTC1290 are applied can also lead to overvoltage conditions. For single supply operation (i.e. unipolar mode), if V_{CC} and REF⁺ are

not tied together, then V_{CC} should be turned on first, then REF⁺. If this sequence cannot be met connecting a diode from REF⁺ to V_{CC} is recommended (see Figure 21).

For dual supplies (bipolar mode) placing two Schottky diodes from V_{CC} and V^- to ground (Figure 23) will prevent power supply reversal from occuring when an input source is applied to the analog MUX before power is applied to the device. Power supply reversal occurs, for example, if the input is pulled below V^- then V_{CC} will pull a diode drop below ground which could cause the device not to power up properly. Likewise, if the input is pulled above V_{CC} then V^- will be pulled a diode drop above ground. If no inputs are present on the MUX, the Schottky diodes are not required if V^- is applied first, then V_{CC} .

Because a unique input protection structure is used on the digital input pins, the signal levels on these pins can exceed the device V_{CC} without damaging the device.





Figure 20. Overvoltage Protection for MUX






Figure 22. Power Supply Reversal




A "Quick Look" Circuit for the LTC1290


Users can get a quick look at the function and timing of the LTC1290 by using the following simple circuit. REF $^+$ and D $_{\rm IN}$ are tied to V $_{\rm CC}$ selecting a 5V input span, CH7 as a single ended input, unipolar mode, MSB first format and 16-bit word length. ACLK and SCLK are tied together and

driven by an external clock. \overline{CS} is driven at 1/128 the clock rate by the CD4520 and D_{OUT} outputs the data. All other pins are tied to a ground plane. The output data from the D_{OUT} pin can be viewed on an oscilloscope which is set up to trigger on the falling edge of \overline{CS} .

A "Quick Look" Circuit for the LTC1290 M. Characteristics and provide a second control of the LTC1290 M. Characteristics and the second control of the LTC1290 M. Cha




Scope Trace of LTC1290 "Quick Look" Circuit Showing A/D Output of 010101010101 (555HEX)



SNEAK-A-BIT™

The LTC1290's unique ability to software select the polarity of the differential inputs and the output word length is used to achieve one more bit of resolution. Using the circuit below with two conversions and some software, a 2's complement 12-bit+sign word is returned to memory inside the MPU. The MC68HC05C4 was chosen as an example; however, any processor could be used.

Two 12-bit unipolar conversions are performed: the first over a 0V to 5V span and the second over a 0V to -5V span (by reversing the polarity of the inputs). The sign of the input is determined by which of the two spans contained it. Then the resulting number (ranging from -4095 to +4095 decimal) is converted to 2's complement notation and stored in RAM.



SNEAK-A-BIT is a trademark of Linear Technology Corp.



SNEAK-A-BIT Code

DOUT from LTC1290 in MC68HC05C4 RAM

	Sign to virising out policieral vi
Location \$77	B12 B11 B10 B9 B8 B7 B6 B5
	LSB
Location \$87	B4 B3 B2 B1 B0 filled with 0s

D _{IN} words		C1290 MUX			1	MSBI	=	
		DDD/SIGN		i.	UNI	1		ord ngth
D _{IN} 1	0	0	1	1	1	1	1	1
D _{IN} 2	0	1	1	1	1	1	1	1
D _{IN} 3	0	0	1	1	1	1	1	1

Sneak-A-Bit Code for the LTC1290 Using the MC68HC05C4

	MNEMON	VIC	DESCRIPTION
	LDA	#\$50	Configuration data for SPCR
	STA	\$0A	Load configuration data into \$0A
	LDA	#\$FF	Configuration data for port C DDR
	STA	\$06	Load configuration data into port C DDR
	BSET	0, \$02	Make sure CS is high
	JSR	READ-/+	Dummy read configures LTC1290 for next read
100	JSR	READ+/-	Read CH6 with respect to CH7
	JSR	READ-/+	Read CH7 with respect to CH6
	JSR	CHK SIGN	Determines which reading has valid data, converts to 2's complement and stores in RAM

Sneak-A-Bit Code for the LTC1290 Using the MC68HC05C4

MI	NEMOI	VIC	DESCRIPTION
READ -/+	40000000	#\$3F	Load D _{IN} word for LTC1290 into ACC
NEAD -/+		TRANSFER	Read LTC1290 routine
off a area	LDA		Load MSBs from LTC1290 into ACC
o y n falls	STA	\$71	Store MSBs in \$71
AUT AUDIUS	LDA	\$61	Load LSBs from LTC1290 into ACC
mare as	STA		Store LSBs in \$72
	RTS	ΨΙΖ	Return
READ +/-		#\$7F	Load D _{IN} word for LTC1290 into ACC
112712 17	JSR	TRANSFER	Read LTC1290 routine
	LDA		Load MSBs from LTC1290 into ACC
ACRES (SEE	STA		Store MSBs in \$73
-AASNO	LDA	\$61	Load LSBs from LTC1290 into ACC
	STA	\$74	Store LSBs in \$74
300	RTS		Return
TRANSFER	: BCLR	0, \$02	CS goes low
	STA	\$0C	Load D _{IN} into SPI. Start transfer
LOOP 1:	TST	\$0B	Test status of SPIF
	BPL	LOOP 1	Loop to previous instruction if not done
	LDA	\$0C	Load contents of SPI data reg into ACC
1.1	STA	\$0C	Start next cycle
	STA	\$60	Store MSBs in \$60
LOOP 2:	TST		Test status of SPIF
		LOOP 2	Loop to previous instruction if not done
		0, \$02	CS goes high
1.1	LDA		Load contents of SPI data reg into ACC
	STA	\$61	Store LSBs in \$61
01114 01011	RTS	470	Return
CHK SIGN:		\$73	Load MSBs of +/- read into ACC
-	ORA		Or ACC (MSBs) with LSBs of +/- read
	BEQ	MINUS	If result is 0 goto minus
11111	ROR	\$73	Clear carry Rotate right \$73 through carry
	ROR	\$74	Rotate right \$73 through carry
Falk /	LDA	\$73	Load MSBs of +/- read into ACC
- 1	STA	\$77	Store MSBs in RAM location \$77
	LDA	\$74	Load LSBs of +/- read into ACC
	STA	\$87	Store LSBs in RAM location \$87
SME		END	Goto end of routine
MINUS:	CLC	2110	Clear carry
		\$71	Shift MSBs of -/+ read right
1100		\$72	Shift LSBs of -/+ read right
110	COM		1's complement of MSBs
	COM	\$72	1's complement of LSBs
20 101 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	LDA	\$72	Load LSBs into ACC
Second Pile	ADD	#\$01	Add 1 to LSBs
Cille	STA	\$72	Store ACC in \$72
7 70 17 19	CLRA		Clear ACC
		\$71	Add with carry to MSBs. Result in ACC
	STA	\$71	Store ACC in \$71
	STA	\$77	Store MSBs in RAM location \$77
	LDA	\$72	Load LSBs in ACC
	STA	\$87	Store LSBs in RAM location \$87
END:	RTS		Return

Power Shutdown

For battery powered applications it is desirable to keep power dissipation at a minimum. The LTC1290 can be powered down when not in use reducing the supply current from a nominal value of 5mA to typically 5µA (with ACLK turned off). See the curve for Supply Current (Power Shutdown) vs ACLK if ACLK cannot be turned off when the LTC1290 is powered down. In this case the supply current is proportional to the ACLK frequency and is independent of temperature until it reaches the magnitude of the supply current attained with ACLK turned off.

As an example of how to use this feature let's add this to the previous application, SNEAK-A-BIT. After the CHK SIGN subroutine call insert the following:

JSR CHK SIGN

Determines which reading has valid data, converts to 2's complement

and stores in RAM

JSR SHUTDOWN

LTC1290 power shutdown routine

The actual subroutine is:

SHUTDOWN: LDA #\$3D

Load DIN word for


LTC1290 into ACC JSR TRANSFER Read LTC1290 routine Return

RTS

To place the device in power shutdown the word length bits are set to WL1 = 0 and WL0 = 1. The LTC1290 is powered up on the next request for a conversion and it's ready to digitize an input signal immediately.

Power Shutdown Timing Considerations

After power shutdown has been requested, the LTC1290 is powered up on the next request for a conversion. This request can be initiated either by bring CS low or by starting the next cycle of SCLKs if CS is kept low (see Figures 3 and 4). When the SCLK frequency is much slower than the ACLK frequency a situation can arise where the LTC1290 could power down and then prematurely power back up. Power shutdown begins at the negative going edge of the 10th SCLK once it has been requested. A dummy conversion is executed and the LTC1290 waits for the next request for conversion. If the SCLKs have not finished once the LTC1290 has finished its dummy conversion it will recognize the next remaining SCLKs as a request to start a conversion and power up the LTC1290 (see Figure 23). To prevent this bring either CS high at the 10th SCLK (Figure 24) or clock out only 10 SCLKs (Figure 25) when power shutdown is requested.





Single Chip 12-Bit Data Acquisition System

FEATURES

- Built-In Sample and Hold
- Single Supply 5V Operation
- Direct 3-Wire Interface to Most MPU Serial Ports and All MPU Parallel Ports
- 60kHz Maximum Throughput Rate
- Analog Inputs Common Mode to Supply Rails

KEY SPECIFICATIONS


Resolution	12 Bits
Fast Conversion Time12µ	s Max Over Temp
Low Supply Current	6.0mA

DESCRIPTION

The LTC1292 is a 12-bit data acquisition system that contains a 12-bit, switched capacitor successive approximation A/D, a differential input, sample and hold on the (+) input, and serial I/O. All these features are packaged in an 8-pin DIP. The LTC1292 is capable of digitizing signals at a 60kHz rate and with the device's excellent AC characteristics, it can be used for DSP applications. The serial I/O is designed to communicate without external hardware to most MPU serial ports and all MPU parallel I/O ports allowing data to be transmitted over three wires. Given the accuracy, ease of use and small package size these devices are well suited for digitizing analog signals in remote applications where minimum number of interconnects and power consumption are important.

TYPICAL APPLICATION

12-Bit Differential Input Data Acquisition System




*FOR OVERVOLTAGE PROTECTION LIMIT THE INPUT CURRENT TO $15 \, \mathrm{mA}$ PER PIN OR CLAMP THE INPUTS TO V_{CC} AND GND WITH 1N4148 DIODES. CONVERSION RESULTS ARE NOT VALID WHEN THE SELECTED CHANNEL OR THE OTHER CHANNEL IS OVERVOLTAGED $(V_{IN} < \mathrm{GND} \ OR \ V_{IN} > V_{CC})$. SEE SECTION ON OVERVOLTAGE PROTECTION IN THE APPLICATIONS INFORMATION.

6

ABSOLUTE MAXIMUM RATINGS

PACKAGE/ORDER INFORMATION

Supply Voltage (V _{CC}) to GND or V ⁻	12V
Voltage	
Analog and Reference	
Inputs	$-0.3V$ to $V_{CC} + 0.3V$
Digital Inputs	-0.3V to 12V
Digital Outputs	$-0.3V$ to $V_{cc} + 0.3V$
Power Dissipation	
Operating Temperature Range	
LTC1292BC, LTC1292CC,	
LTC1292DC	0°C to 70°C
LTC1292BI, LTC1292CI,	
LTC1292DI	40°C to 85°C
LTC1292BM, LTC1292CM,	
LTC1292DM	55°C to 125°C
Storage Temperature Range	
Lead Temperature (Soldering, 10 se	



CONVERTER AND MULTIPLEXER CHARACTERISTICS (Note 3)

PARAMETER	CONDITIONS		LTC1292B MIN TYP MAX	LTC1292C MIN TYP MAX	LTC1292D MIN TYP MAX	UNITS
Offset Error	(Note 4)		±3.0	±3.0	±3.0	LSB
Linearity Error (INL)	(Note 4 & 5)		±0.5	±0.5	±0.75	LSB
Gain Error	(Note 4)		±0.5	±1.0	±4.0	LSB
Minimum Resolution for which No Missing Codes are Guaranteed		w(0 (12 12 12 12 12 12 12 12 12 12 12 12 12 1	12	12	Bits
Analog and REF Input Range	(Note 7)		Audico = III	(V-)-0.05V to Vcc	+ 0.05V	V
On Channel Leakage Current (Note 8)	On Channel = 5V Off Channel = 0V	•	2 anv = rubV	±1	pian I fuguro 3 real	μА
	On Channel = 0V Off Channel = 5V	•	V0 = 100V ±1	±1	to Outside Source Curp	μА
Off Channel Lekage Current (Note 8)	On Channel = 5V Off Channel = 0V	•	50V = 713V ±1	±1	menus sink cum ms viagus sideon	μА
	On Channel = 0V Off Channel = 5V	•	f±) (38 High	±1	terrico Corrent	μА

AC CHARACTERISTICS (Note 3)

SYMBOL	PARAMETER	CONDITIONS	LTC1292B/LTC1292C/LTC1292D MIN TYP MAX	UNITS
fclk	Clock Frequency	Vcc = 5V (Note 6)	0.1 1.0	MHz
tsmpl	Analog Input Sample Time	See Operating Sequence	1.5	CLK Cycles
tconv	Conversion Time	See Operating Sequence	12	CLK Cycles



AC CHARACTERISTICS (Note 3)

SYMBOL	PARAMETER	CONDITIONS	LTC1292B/LTC1292C/LTC1292D MIN TYP MAX	UNITS
tcyc	Total Cycle Time	See Operating Sequence (Note 6)	14CLK 2.5µs	Cycles
t _{dDO}	Delay Time, CLK↓ to Dou⊤ Data Valid	See Test Circuits	160 300	ns
tdis	Delay Time, CS↑ to DouT Hi-Z	See Test Circuits	80 150	ns
ten	Delay Time, CLK↓ to D _{OUT} Enabled	See Test Circuits	80 200	ns
thDO	Time Output Data Remains Valid after CLK↓	Gwa -	130	ns
t _f	Dout Fall Time	See Test Circuits	65 130	ns
tr 814	Dout Rise Time	See Test Circuits	25 50	ns
twhclk	CLK High Time	V _{CC} = 5V (Note 6)	300	ns
twlclk	CLK Low Time	Vcc = 5V (Note 6)	400	ns
tsuCS	Set-up Time, CS↓ before CLK↑	V _{CC} = 5V (Note 6)	50	ns
twhcs	CS High Time between Data Transfer Cycles	Vcc = 5V (Note 6)	2.5	μѕ
twlcs	CS Low Time During Data Transfer	Vcc = 5V (Note 6)	Temperature Ham 11	CLK Cycles
CIN	Input Capacitance	Analog Inputs On Channel Analog Inputs Off Channel Digital Inputs	100 5 5	pF pF pF

DIGITAL AND DC ELECTRICAL CHARACTERISTICS (Note 3)

SYMBOL	PARAMETER	CONDITIONS	LTC1292B/LTC1292C/LTC1292D MIN TYP MAX	UNITS
VIH	High Level Input Voltage	Vcc = 5.25V	• 2.0	V
VIL	Low Level Input Voltage	Vcc = 4.75V	• 0.8	V
lін	High Level Input Current	V _{IN} = V _{CC}	• 2.5	μА
IIL	Low Level Input Current	V _{IN} = 0V	-2.5	μА
Vон	High Level Output Voltage	$V_{CC} = 4.75V$, $I_0 = -10\mu A$ $I_0 = 360\mu A$	• 4.7 2.4 4.0	V
VoL	Low Level Output Voltage	V _{CC} = 4.75V, I ₀ = 1.6mA	• 0.4	V
loz	High Z Output Leakage	V _{OUT} = V _{CC} , CS High V _{OUT} = 0V, CS High	3 -3	μA μA
ISOURCE	Output Source Current	V _{OUT} = 0V	-20	mA
ISINK	Output Sink Current	Vout = Vcc	20	mA
Icc	Positive Supply Current	CS High	6.0 12	mA
IREF	Reference Current	CS High	• 10 50	μА

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: All voltage values are with respect to ground (unless otherwise noted).

Note 3: $V_{CC} = 5V$, $V_{REF+} = 5V$, CLK = 1.0MHz unless otherwise specified. The lacktriangledown denotes specifications which apply over the operating temperature range; all other limits and typicals $T_A = 25^{\circ}C$.

Note 4: One LSB is equal to V_{REF} divided by 4096. For example, when V_{REF} = 5V, 1LSB = 5V/4096 = 1.22mV.


Note 5: Linearity error is specified between the actual and points of the A/D transfer curve. The deviation is measured from the center of the quantization band.


Note 6: Recommended operating conditions.


Note 7: Two on-chip diodes are tied to each reference and analog input which will conduct for reference or analog input voltages one diode drop below GND or one diode drop above V_{CC}. Be careful during testing at low V_{CC} levels (4.5V), as high level reference or analog inputs (5V) can cause this input diode to conduct, especially at elevated temperatures, and cause errors for inputs near full scale. This spec allows 50mV forward bias of either diode. This means that as long as the reference or analog input does not exceed the supply voltage by more than 50mV, the output code will be correct. To achieve an absolute 0V to 5V input voltage range will therefore require a minimum supply voltage of 4.950V over initial tolerance, temperature variations and loading.


Note 8: Channel leakage current is measured after the channel selection.


TYPICAL PERFORMANCE CHARACTERISTICS



















Change in Linearity vs






^{*} AS THE CLK FREQUENCY IS DECREASED FROM 1MHz, MINIMUM CLK FREQUENCY (Δ ERROR \leq 0.1LSB) REPRESENTS THE FREQUENCY AT WHICH A 0.1LSB SHIFT IN ANY CODE TRANSITION FROM ITS 1MHz VALUE IS FIRST DETECTED.

LTC1292 GS


TYPICAL PERFORMANCE CHARACTERISTICS

DOUT Delay Time vs Temperature V_{CC} = 5V - MSB FIRST DATA LSB FIRST DATA 25 50 75 AMBIENT TEMPERATURE (°C)


Maximum Clock Rate vs Source Resistance




Maximum Filter Resistor vs Cycle Time




Sample and Hold Acquisition Time vs Source Resistance



Input Channel Leakage Current vs Temperature



Noise Error vs Reference Voltage




PIN FUNCTIONS

#	PIN	FUNCTION	DESCRIPTION
1	CS	Chip Select Input	A logic low on this input enables the LTC1292.
2, 3	+IN, -IN	Analog Inputs	These inputs must be free of noise with respect to GND.
4	GND	Analog Ground	GND should be tied directly to an analog ground plane.
5	V _{REF}	Reference Input	The reference input defines the span of the A/D converter and must be kept free of noise with respect to GND
6	D _{OUT}	Digital Data Output	The A/D conversion result is shifted out of this output.
7	CLK	Shift Clock	This clock synchronizes the serial data transfer.
8	Vcc	Positive Supply	This supply must be kept free of noise and ripple by bypassing directly to the analog ground plane.

^{*} MAXIMUM CLK FREQUENCY REPRESENTS THE CLK FREQUENCY AT WHICH A 0.1LSB SHIFT IN THE ERROR AT ANY CODE TRANSITION FROM ITS 1MHz VALUE IS FIRST DETECTED.

^{**}MAXIMUM RFILTER REPRESENTS THE FILTER RESISTOR VALUE AT WHICH A 0.1LSB CHANGE IN FULL SCALE ERROR FROM ITS VALUE AT $R_{FILTER} = 0\Omega$ IS FIRST DETECTED.


BLOCK DIAGRAM




LTC1292 TC06

TEST CIRCUITS


On and Off Channel Leakage Current




Load Circuit for t_{dis} and t_{en}




Load Circuit for t_{dDO}, t_r and t_f




Voltage Waveforms for DouT Delay Time, t_{dDO}




Voltage Waveforms for Dout Rise and Fall Times, tr, tf





NOTE 1: WAVEFORM 1 IS FOR AN OUTPUT WITH INTERNAL CONDITIONS SUCH THAT THE OUTPUT IS HIGH UNLESS DISABLED BY THE OUTPUT CONTROL. NOTE 2: WAVEFORM 2 IS FOR AN OUTPUT WITH INTERNAL CONDITIONS SUCH THAT THE OUTPUT IS LOW UNLESS DISABLED BY THE OUTPUT CONTROL.

TEST CIRCUITS



APPLICATIONS INFORMATION

The LTC1292 is a data acquisition component which contains the following functional blocks:

- 1. 12-bit succesive approximation capacitive A/D converter
- 2. Analog multiplexer (MUX)
- 3. Sample and hold (S/H)
- 4. Synchronous, half duplex serial interface
- 5. Control and timing logic

DIGITAL CONSIDERATIONS

Serial Interface


The LTC1292 communicates with microprocessors and other external circuitry via a synchronous, half duplex, three wire serial interface (see Operating Sequence). The clock (CLK) synchronizes the data transfer with each bit being transmitted on the falling CLK edge. The LTC1292 does not require a configuration input word and has no D_{IN} pin. It is permanently configured to have a single differential input and to operate in unipolar mode. A falling $\overline{\text{CS}}$ initiates data transfer. The first CLK pulse enables D_{OUT} . After one null bit, the A/D conversion result is output on the D_{OUT} line with a MSB first sequence followed by a LSB first sequence. With the half duplex serial interface the D_{OUT} data is from the current conversion. This provides easy interface to MSB or LSB first serial ports. Bringing $\overline{\text{CS}}$ high resets the LTC1292 for the next data exchange.

Table 1. Microprocessor with Hardware Serial Interfaces Compatible with the LTC1292**

PART NUMBER	TYPE OF INTERFACE
Motorola	
MC6805S2, S3	SPI
MC68HC11	SPI
MC68HC05	SPI
RCA	
CDP68HC05	SPI
Hitachi	- (A)-0-1 1
HD6305	SCI Synchronous
HD6301	SCI Synchronous
HD63701	SC! Synchronous
HD6303	SCI Synchronous
HD64180	SCI Synchronous
National Semiconductor	
COP400 Family	MICROWIRE†
COP800 Family	MCROWIRE/PLUS†
NS8050U	MICROWIRE/PLUS
HPC16000 Family	MICROWIRE/PLUS
Texas Instruments	
TMS7002	Serial Port
TMS7042	Serial Port
TMS70C02	Serial Port
TMS70C42	Serial Port
TMS32011*	Serial Port
TMS32020*	Serial Port
TMS370C050	SPI

- * Requires external hardware
- ** Contact factory for interface information for processors not on this list
- † MICROWIRE and MICROWIRE/PLUS are trademarks of National Semiconductor Corp.





Microprocessor Interfaces

The LTC1292 can interface directly (without external hardware) to most popular microprocessors(MPU) synchronous serial formats (see Table 1). If an MPU without a dedicated serial port is used, then three of the MPU's parallel port lines can be programmed to form the serial link to the LTC1292. Included here are one serial interface example and one example showing a parallel port programmed to form the serial interface.

Motorola SPI (MC68HC11)

The MC68HC11 has been chosen as an example of an MPU with a dedicated serial port. This MPU transfers data MSB first and in 8-bit increments. A dummy D_{IN} word sent to the data register starts the SPI process. With two 8-bit transfers, the A/D result is read into the MPU. The first 8-bit transfer clocks B11 through B8 of the A/D conversion result into the processor. The second 8-bit transfer clocks the remaining bits B7 through B0 into the MPU. The data is




Figure 1a. Data Exchange Between LTC1292 and MC68HC11




Figure 1b. Hardware and Software Interface to Motorola MC68HC11 Microcontroller

MC68HC11 CODE

LABEL	MNEMONIC	OPERAND	COMMENTS	LABEL	MNEMONIC	OPERAND	COMMENTS
F	LDAA	#\$50	CONFIGURATION DATA FOR SPCR		STAB	\$08, X	DO GOES LOW (CS GOES LOW)
	STAA LDAA	\$1028 #\$1B	LOAD DATA INTO SPCR (\$1028) CONFIG. DATA FOR PORT D DDR		NOP		6 NOPS FOR TIMING
	STAA	\$1009	LOAD DATA INTO PORT D DDR		LDAA	\$1029	CHECK SPI STATUS REG
	LDAA	#\$00	LOAD DUMMY DIN WORD INTO	dayl, to	LDAA STAA	\$102A \$61	LOAD LTC1292 MSBs INTO ACC A STORE MSBs IN \$61
.00P	STAA LDX	\$50 #\$1000	LOAD DUMMY DIN DATA INTO \$50 LOAD INDEX REGISTER X WITH	16 200	STAA	\$102A	LOAD DUMMY DIN INTO SPI, START SCK
	LDAB LDAA	#\$00 \$50	\$1000 LOAD ACC B WITH \$00 LOAD DUMMY DIN INTO ACC A		NOPS BSET	\$08.X.\$01	6 NOPS FOR TIMING DO GOES HIGH (CS GOES HIGH)
	LUAA	φου	FROM \$50		LDAA	\$1029	CHECK SPI STATUS REGISTER
	STAA	\$102A	LOAD DUMMY DIN INTO SPI,		LDAA	\$102A	LOAD LTC1292 LSBs IN ACC
	NOP	0 fis 25 fis	START SCK DELAY CS FALL TIME TO RIGHT	-0160	STAA	\$62	STORE LSBs IN \$62
	NOL STRISH	HI USM SIN	JUSTIFY DATA	ONAD	JMP	LOOP	START NEXT CONVERSION

right justified in the two memory locations. This was made possible by delaying the falling edge of \overline{CS} till after the second CLK. ANDing the first byte with OD_{HEX} clears the four most significant bits. This operation was not included in the code. It can be inserted in the data gathering loop or outside the loop when the data is processed.

Interfacing to the Parallel Port of the Intel 8051 Family

The Intel 8051 has been chosen to show the interface

between the \overline{LT} C1292 and parallel port microprocessors. The signals \overline{CS} and CLK are generated on two port lines and the D_{OUT} signal is read on a third port line. After a falling CLK edge each data bit is loaded into the carry bit and then rotated into the accumulator. Once the first 8 MSBs have been shifted into the accumulator they are loaded into register R2. The last four bits are shifted in the same way and loaded into register R3. The output data is left justified in registers R2 and R3.




Figure 2. Hardware and Software Interface to Intel 8051 Processor

8051 CODE

LABEL	MNEMONIC	OPERAND	COMMENTS	LABEL	MNEMONIC	OPERAND	COMMENTS
a.D. (MOV	P1,#02h	BIT 1 PORT 1 SET AS INPUT	nt Inc	SETB	P1.3	CLK GOES HIGH
	CLR	P1.3	CLK GOES LOW	NA 250	CLR	P1.3	CLK GOES LOW
	SETB	P1.4	CS GOES HIGH	HU GIL	MOV	C,P1.1	READ DATA BIT INTO CARRY
CONT	CLR	P1.4	CS GOES LO	1950.0	RLC	A	ROTATE DATA BIT (B2) INTO ACC
	SETB	P1.3	CLK GOES HIGH	961 0	SETB	P1.3	CLK GOES HIGH
	CLR	P1.3	CLK GOES LOW	totios	CLR	P1.3	CLK GOES LOW
	SETB	P1.3	CLK GOES HIGH	m the f	MOV	C,P1.1	READ DATA BIT INTO CARRY
	CLR	P1.3	CLK GOES LOW	THURST	RLC	A	ROTATE DATA BIT (B1) INTO ACC
	MOV	R4,#08H	LOAD COUNTER	onneh	SETB	P1.3	CLK GOES HIGH
LOOP	MOV	C,P1.1	READ DATA BIT INTO CARRY	V 1 0/0	CLR	P1.3	CLK GOES LOW
	RLC	A	ROTATE DATA BIT INTO ACC	(Alax	MOV	C,P1.1	READ DATA BIT INTO CARRY
	SETB	P1.3	CLK GOES HIGH	Dapell	SETB	P1.4	CS GOES HIGH
	CLR	P1.3	CLK GOES LOW	abeal	RRC	A	ROTATE DATA BIT (B0) INTO ACC
	DJNZ	R4,L00P	NEXT BIT	edi w	RRC	A	ROTATE RIGHT INTO ACC
	MOV	R2,A	STORE MSBs IN R2		RRC	A	ROTATE RIGHT INTO ACC
	MOV	C,P1.1	READ DATA BIT INTO CARRY		RRC	A	ROTATE RIGHT INTO ACC
	CLR	A	CLEAR ACC		MOV	R3,A	STORE LSBs IN R3
	RLC	A	ROTATE DATA BIT (B3) INTO ACC		AJMP	CONT	START NEXT CONVERSION

Sharing the Serial Interface

The LTC1292 can share the same two-wire serial interface with other peripheral components or other LTC1292s (Figure 3). In this case, the $\overline{\text{CS}}$ signals decide which LTC1292 is being addressed by the MPU.

ANALOG CONSIDERATIONS

Grounding

The LTC1292 should be used with an analog ground plane and single point grounding techniques. Do not use wire wrapping techniques to breadboard and evaluate the device. To achieve the optimum performance use a PC board. The

ground pin (Pin 4) should be tied directly to the ground plane with minimum lead length (a low profile socket is fine). Pin 7 (V_{CC}) should be bypassed to the ground plane with a $22\mu F$ (minimum value) tantalum with leads as short as possible and as close as possible to the pin. A $0.1\mu F$ ceramic disk also should be placed in parallel with the $22\mu F$ and again with leads as short as possible and as close to V_{CC} as possible. Figure 4 shows an example of an ideal LTC1292 ground plane design for a two sided board. Of course this much ground plane will not always be possible, but users should strive to get as close to this ideal as possible.




Figure 3. Several LTC1292s Sharing One 2-Wire Serial Interface




Figure 4. Example Ground Plane for the LTC1292



Bypassing

For good performance, V_{CC} must be free of noise and ripple. Any changes in the V_{CC} voltage with respect to ground during a conversion cycle can induce errors or noise in the output code. V_{CC} noise and ripple can be kept below 0.5mV by bypassing the V_{CC} pin directly to the analog plane with a minimum of 22 μ F tantalum capacitor and with leads as short as possible. The lead from the device to the V_{CC} supply also should be kept to a minimum and the V_{CC} supply should have a low output impedance such as obtained from a voltage regulator (e.g., LT323A). For high frequency bypassing a 0.1 μ F ceramic disk placed in parallel with the 22 μ F is recommended. Again the leads should be kept to a minimum. Figures 5 and 6 show the effects of good and poor V_{CC} bypassing.

Analog Inputs

Because of the capacitive redistribution A/D conversion techniques used, the analog inputs of the LTC1292 have capacitive switching input current spikes. These current spikes settle quickly and do not cause a problem. If large source resistances are used or if slow settling op amps drive the inputs, take care to insure the transients caused by the current spikes settle completely before the conversion begins.



HORIZONTAL: 10µs/DIV

Figure 5. Poor V_{CC} Bypassing. Noise and

Ripple Can Cause A/D Errors




Figure 6. Good V_{CC} Bypassing Keeps Noise and Ripple on V_{CC} Below 1mV

Source Resistance

The analog inputs of the LTC1292 look like a 100pF capacitor (C_{IN}) in series with a 500 Ω resistor (R_{ON}). C_{IN} gets switched between (+) and (–) inputs once during each conversion cycle. Large external source resistors and capacitances will slow the settling of the inputs. It is important that the overall RC time constant is short enough to allow the analog inputs to settle completely within the allowed time.




Figure 7. Analog Input Equivalent Circuit

"+" Input Settling

The input capacitor is switched onto the "+" input during the sample phase (t_{SMPL} , see Figures 8a, 8b and 8c). The sample period can be as short as $t_{WH\overline{CS}} + 1/2$ CLK cycle or as long as $t_{WH\overline{CS}} + 1$ 1/2 CLK cycles before a conversion starts. This variability depends on where \overline{CS} falls relative to CLK. The voltage on the "+" input must settle completely within the sample period. Minimizing $R_{SOURCE}+$ and C1 will improve the settling time. If large "+" input source resistance must be used, the sample time can be increased by using a slower CLK frequency. With the minimum possible sample time of 3.0µs, $R_{SOURCE}+<2.0$ k Ω and C1 < 20pF will provide adequate settle time.

"-" Input Settling

At the end of the sample phase the input capacitor switches to the "-" input and the conversion starts (see Figures 8a, 8b and 8c). During the conversion, the "+" input voltage is effectively "held" by the sample and hold and will not affect the conversion result. It is critical that the "-" input voltage be free of noise and settle completely during the first CLK cycle of the conversion. Minimizing R_{SOURCE}—and C2 will improve settling time. If large "-" input source resistance must be used the time can be extended by using a slower




Figure 8a. Setup Time (tSUCS) is Met




Figure 8b. Setup Time (t_{SUCS}) is Met

CLK frequency. At the maximum CLK frequency of 1MHz, $R_{SOURCE}-$ < 250Ω and C2 < 20pF will provide adequate settling.

Input Op Amps To good that Aut to nedestinate applied

When driving the analog inputs with an op amp it is important that the op amp settles within the allowed time (see Figures 8a, 8b and 8c). Again the "+" and "-" input

sampling times can be extended as described above to accommodate slower op amps. Most op amps including the LT1006 and LT1013 single supply op amps can be made to settle well even with the minimum settling windows of 3.0 μs ("+" input) and 1 μs ("-" input) that occurs at the maximum clock rate of 1MHz. Figures 9 and 10 show examples adequate and poor op amp settling.




Figure 8c. Setup Time (tSUCS) is Not Met

Time.



Figure 9. Adequate Settling of Op Amp Driving Analog Input



Figure 10. Poor Op Amp Settling Can Cause A/D Errors

V_{IN} - R_{FILTER} l_{IDC} *** LTC1292

The magnitude of the DC current is approximately $I_{DC} = 100pF \times V_{IN}/t_{CYC}$ and is roughly proportional to V_{IN} . When

running at the minimum cycle time of $16.5\mu s$, the input current equals $30\mu A$ at $V_{IN} = 5V$. Here a filter resistor of 4Ω will cause 0.1LSB of full-scale error. If a large filter resistor must be used, errors can be reduced by increasing the

cycle time as shown in the typical performance characteristics curve Maximum Filter Resistor vs Cycle

Figure 11. RC Input Filtering

LTC1292 F1

RC Input filtering

It is possible to filter the inputs with an RC network as shown in Figure 11. For large values of C_F (e.g., $1\mu F$) the capacitive input switching currents are averaged into a net DC current. A filter should be chosen with a small resistor and large capacitor to prevent DC drops across the resistor.

Input Leakage Current

Input leakage currents also can create errors if the source resistance gets too large. For example, the maximum input leakage specification of $1\mu A$ (at $125^{\circ}C$) flowing through a source resistance of $1k\Omega$ will cause a voltage drop of 1mV or 0.8LSB. This error will be much reduced at lower temperatures because leakage drops rapidly (see typical



performance characteristics curve Input Channel Leakage Current vs Temperature).

SAMPLE AND HOLD

Single Ended Input: stell steller to peak to be a fall of the steller to be a fall of

The LTC1292 provides a built-in sample and hold (S&H) function on the +IN input for signals acquired in the single ended mode (–IN pin grounded). The sample and hold allows the LTC1292 to convert rapidly varying signals (see typical performance characteristics curve of S&H Acquisition Time vs Source Resistance). The input voltage is sampled during the t_{SMPL} time as shown in Figure 8. The sampling interval begins at rising edge of \overline{CS} and continues until the falling edge of the CLK before the conversion begins. On this falling edge the S&H goes into the hold mode and the conversion begins.

Differential Input

With a differential input the A/D no longer converts a single voltage but converts the difference between two voltages. The voltage on the +IN pin is sampled and held and can be rapidly time varying. The voltage on the -IN pin must remain constant and be free of noise and ripple throughout the conversion time. Otherwise the differencing operation will not be done accurately. The conversion time is 12 CLK cycles. Therefore a change in the -IN input voltage during this interval can cause conversion errors. For a sinusoidal voltage on the -IN input this error would be:

$$V_{ERROR(MAX)} = \left(2\pi f_{(-IN)}V_{PEAK}\right)\left(\frac{12}{f_{CLK}}\right)$$

Where $f_{(-IN)}$ is the frequency of the -IN input voltage, V_{PEAK} is its peak amplitude and f_{CLK} is the frequency of the CLK. Usually V_{ERROR} will not be significant. For a 60Hz signal on the -IN input to generate a 0.25LSB error $(300\mu V)$ with the converter running at CLK = 1MHz, its peak value would have to be 66mV. Rearranging the above equation the maximum sinusoidal signal that can be digitized to a given accuracy is given as:

$$f_{(-IN)MAX} = \left(\frac{V_{ERROR(MAX)}}{2\pi V_{PEAK}}\right) \left(\frac{f_{CLK}}{12}\right)$$

For 0.25LSB error ($300\mu V$) the maximum input sinusoid with a 5V peak amplitude that can be digitized is 0.8Hz.

Reference Input

The voltage on the reference input of the LTC1292 determines the voltage span of the A/D converter. The reference input has transient capacitive switching currents due to the switched capacitor conversion technique (see Figure 12). During each bit test of the conversion (every CLK cycle) a capacitive current spike will be generated on the reference pin by the A/D. These current spikes settle quickly and do not cause a problem. If slow settling circuitry is used to drive the reference input, take care to insure that transients caused by these current spikes settle completely during each bit test of the conversion.




Figure 12. Reference Input Equivalent Circuit




Figure 13. Adequate Reference Settling (LT1027)



HORIZONTAL: 10µs/DIV

Figure 14. Poor Reference Settling Can Cause A/D Errors



Figures 13 and 14 show examples of both adequate and poor settling. Using a slower CLK will allow more time for the reference to settle. Even at the maximum CLK rate of 1MHz most references and op amps can be made to settle within the $1\mu s$ bit time. For example the LT1027 will settle adequately or with a $10\mu F$ bypass capacitor at V_{RFF} the LT1021 also can be used.

Reduced Reference Operation

The effective resolution of the LTC1292 can be increased by reducing the input span of the converter. The LTC1292 exhibits good linearity over a range of reference voltages (see typical performance characteristics curves of Change in Linearity vs Reference Voltage). Care must be taken when operating at low values of V_{REF} because of the reduced LSB step size and the resulting higher accuracy requirement placed on the converter. Offset and Noise are factors that must be considered when operating at low V_{REF} values. The internal reference for V_{REF} has been tied to the GND pin. Any voltage drop from the GND pin to the ground plane will cause a gain error.

Offset with Reduced VREF

The offset of the LTC1292 has a larger effect on the output code when the A/D is operated with a reduced reference voltage. The offset (which is typically a fixed voltage) becomes a larger fraction of an LSB as the size of the LSB is reduced. The typical performance characteristics curve of Unadjusted Offset Error vs Reference Voltage shows how offset in LSBs is related to reference voltage for a typical value of V_{OS} . For example a V_{OS} of 0.1mV, which is 0.1LSB with a 5V reference becomes 0.4LSB with a 1.25 reference. If this offset is unacceptable, it can be corrected digitally by the receiving system or by offsetting the –IN input to the LTC1292.

Noise with Reduced VRFF

The total input referred noise of the LTC1292 can be reduced to approximately $200\mu V$ peak-to-peak using a ground plane, good bypassing, good layout techniques and minimizing noise on the reference inputs. This noise is insignificant with a 5V reference input but will

become a larger fraction of an LSB as the size of the LSB is reduced. The typical performance characteristics curve of Noise Error vs Reference Voltage shows the LSB contribution of this $200\mu V$ of noise.

For operation with a 5V reference, the $200\mu V$ noise is only 0.16LSB peak-to-peak. Here the LTC1292 noise will contribute virtually no uncertainty to the output code. For reduced references, the noise may become a significant fraction of an LSB and cause undesirable jitter in the output code. For example, with a 1.25V reference, this $200\mu V$ noise is 0.64LSB peak-to-peak. This will reduce the range of input voltages over which a stable output code can be achieved by 0.64LSB. Now averaging readings may be necessary.

This noise data was taken in a very clean test fixture. Any setup induced noise (noise or ripple on V_{CC} , V_{REF} or V_{IN}) will add to the internal noise. The lower the reference voltage used, the more critical it becomes to have a noise-free setup.

Gain Error due to Reduced V_{REF}

The gain error of the LTC1292 is very good over a wide range of reference voltages. The error component that is seen in the typical performance characteristics curve Change in Gain Error vs Reference Voltage is due to the voltage drop on the GND pin from the device to the ground plane. To minimize this error the LTC1292 should be soldered directly onto the PC board. The internal reference point for V_{REF} is tied to GND. Any voltage drop in the GND pin will make the reference voltage, internal to the device, less than what is applied externally (Figure 15). This drop is typically $420\mu V$ due to the product of the pin resistance (R_{PIN}) and the




Figure 15. Parasitic Resistance in GND Pin

LTC1292 supply current. For example, with $V_{REF} = 1.25V$ this will result in a gain error change of -1.0LSB from the gain error measured with $V_{REF} = 5V$.

LTC1292 AC Characteristics

Two commonly used figures of merit for specifying the dynamic performance of the A/Ds in digital signal processing applications are the Signal-to-Noise Ratio (SNR) and the "effective number of bits (ENOB)." SNR is the ratio of the RMS magnitude of the fundamental to the RMS magnitude of all the non-fundamental signals up to the Nyquist frequency (half the sampling frequency). The theoretical maximum SNR for a sine wave input is given by:

$$SNR = (6.02N + 1.76dB)$$

where N is the number of bits. Thus the SNR depends on the resolution of the A/D. For an ideal 12-bit A/D the SNR is equal to 74dB. A Fast Fourier Transform (FFT) plot of the output spectrum of the LTC1292 is shown in Figures 16a and 16b. The input (f_{IN}) frequencies are 1kHz and 28kHz with the sampling frequency (f_{S}) at 58.8 kHz. The SNR obtained from the plot are 73.0dB and 61.5dB.

Rewriting the SNR expression it is possible to obtain the equivalent resolution based on the SNR measurement.

$$N = \left(\frac{SNR - 1.76dB}{6.02}\right)$$

This is the so-called effective number of bits (ENOB). For the example shown in Figures 16a and 16b, N = 11.8 bits and 9.9 bits, respectively. Figure 17 shows a plot of ENOB as a function of input frequency. The 2nd harmonic distortion term accounts for the degradation of the ENOB as f_{IN} approaches $f_{\text{S}}/2$.

Figure 18 shows a FFT plot of the output spectrum for two tones applied to the input of the A/D. Nonlinearities in the A/D will cause distortion products at the sum and difference frequencies of the fundamentals and products of the fundamentals. This is classically referred to as intermodulation distortion (IMD).




Figure 16a. $f_{IN} = 1kHz$, $f_{S} = 58.8kHz$, SNR = 73.0dB




Figure 16b. $f_{IN} = 28kHz$, $f_{S} = 58.8kHz$, SNR = 61.5dB




Figure 17. LTC1292 ENOB vs Input Frequency




Figure 18. $f_{IN1} = 5.1 \text{kHz}$, $f_{IN2} = 5.6 \text{kHz}$, $f_S = 58.8 \text{kHz}$

Overvoltage Protection

Applying signals to the LTC1292's analog inputs that exceed the positive supply or that go below ground will degrade the accuracy of the A/D and possibly damage the device. For example this condition would occur if a signal is applied to the analog inputs before power is applied to the LTC1292. Another example is the input source is operating from different supplies of larger value than the LTC1292. These conditions should be prevented either with proper supply sequencing or by use of external circuitry to clamp or current limit the input source. There are two ways to protect the inputs. In Figure 19 diode clamps from the inputs to V_{CC} and GND are used. The second method is to put resistors in series with the analog inputs for current limiting. Limit the current to 15mA per channel. The +IN input can accept a resistor value of $1k\Omega$ but the -IN input cannot accept more than 250Ω when clocked at its maximum clock frequency of 1MHz. If the LTC1292 is clocked at the maximum clock frequency and 250Ω is not enough to current limit the input source then the clamp diodes are recommended (Figures 20a and 20b). The reason for the limit on the resistor value is the MSB bit test is affected by the value of the resistor placed at the -IN input (see discussion on Analog Inputs and the typical performance characteristics Maximum CLK Frequency vs Source Resistance).

If V_{CC} and V_{REF} are not tied together, then V_{CC} should be turned on first, then V_{REF} . If this sequence cannot be met, connecting a diode from V_{REF} to V_{CC} is recommended (see Figure 21).

Because a unique input protection structure is used on the digital input pins, the signal levels on these pins can exceed the device V_{CC} without damaging the device.




Figure 19. Overvoltage Protection for Inputs




Figure 20a. Overvoltage Protection for Inputs




Figure 20b. Overvoltage Protection for Inputs

6

APPLICATIONS INFORMATION




Figure 21

A "Quick Look" Circuit for the LTC1292

Users can get a quick look at the function and timing of the LTC1292 by using the following simple circuit (Figure 22). V_{REF} is tied to V_{CC} . V_{IN} is applied to the +IN input and the -IN input is tied to the ground plane. \overline{CS} is driven at 1/32 the clock rate by the CD4520 and D_{OUT} outputs the data. The output data from the D_{OUT} pin can be viewed on an oscilloscope that is set up to trigger on the falling edge of \overline{CS} (Figure 23). Note the LSB data is partially clocked out before \overline{CS} goes high.




Figure 22. "Quick Look" Circuit for the LTC1292





Figure 23. Scope Trace the LTC1292 "Quick Look" Circuit Showing A/D Output 101010101010 (AAA_{HEX})



Opto-Isolated Temperature Monitor

Amplification of sensor outputs is often required to generate a signal large enough that can be properly digitized. For example, a J type thermocouple provides only 52µV/°C. The 5µV offset of the LTC1050 chopper op amp generates less than 0.1°C error. Cold junction compensation is provided by the LT1025A. (For more detail see LTC Design Note 5).

In the opto-isolated interface two signals are generated from one. This allows a two-wire interface to the LTC1292. A long high signal (>1ms) on the CLK IN input allows the $0.1\mu F$ capacitor to discharge taking \overline{CS} high. This resets the A/D for the next conversion. When CLK IN starts toggling, \overline{CS} goes low and stays there until the next extended CLK IN high time. See Figure 25.






Figure 25. Opto-Isolated Temperature Monitor Digital Waveforms

Single Chip 12-Bit Data Acquisition System

FEATURES

- Software Programmable Features
 Unipolar/Bipolar Conversion
 Differential/Single Ended Inputs
 MSB-First or MSB/LSB Data Sequence
 Power Shutdown
- Built-In Sample and Hold
- Single Supply 5V or ±5V Operation
- Direct 4-Wire Interface to Most MPU Serial Ports and All MPU Parallel Ports
- 46.5kHz Maximum Throughput Rate
- System Shutdown Output (LTC1296)

KEY SPECIFICATIONS

Resolution	12 Bits
Fast Conversion Time	12µs Max Over Temp.

■ Low Supply Current

DESCRIPTION


The LTC1293/4/6 is a family of data acquisition systems which contain a serial I/O successive approximation A/D converter. It uses LTCMOS™ switched capacitor technology to perform either 12-bit unipolar, or 11-bit plus sign bipolar A/D conversions. The input multiplexer can be configured for either single ended or differential inputs (or combinations thereof). An on-chip sample and hold is included for all single ended input channels. When the LTC1293/4/6 is idle it can be powered down in applications where low power consumption is desired. The LTC1296 includes a System Shutdown Output pin which can be used to power down external circuitry, such as signal conditioning circuitry prior to the input mux.

The serial I/O is designed to communicate without external hardware to most MPU serial ports and all MPU parallel I/O ports allowing up to eight channels of data to be transmitted over as few as three wires.

LTCMOS™ is a trademark of Linear Technology Corporation

TYPICAL APPLICATION

12-Bit Data Acquisition System with Power Shutdown





ABSOLUTE MAXIMUM RATINGS (Note 1 and 2)

Supply Voltage (V _{CC}) to GND or V ⁻ 12V
Negative Supply Voltage (V ⁻)6V to GND
Voltage
Analog and Reference
Inputs (V^{-}) -0.3V to V_{CC} + 0.3V
Digital Inputs0.3V to 12V
Digital Outputs0.3V to V _{CC} + 0.3V
Power Dissipation 500mW

Operating Temperature Range
LTC1293/4/6BC, LTC1293/4/6CC,
LTC1293/4/6DC0°C to 70°C
LTC1293/4/6BI, LTC1293/4/6CI,
LTC1293/4/6DI40°C to 85°C
LTC1293/4/6BM, LTC1293/4/6CM, and all all all all all all all all all al
LTC1293/4/6DM55°C to 125°C
Storage Temperature Range65°C to 150°C
Lead Temperature (Soldering, 10 sec.) 300°C

PACKAGE/ORDER INFORMATION

CHO 1 CH1 2	16 V _{CC}	ORDER PART NUMBER	CH0 1 CH1 2	VIEW 16 V _{CC} 15 CLK	ORDEF NUM	
CH2 3 CH3 4 CH4 5 CH5 6 COM 7 DGND 8	14 CS		14 CS 13 D _{OUT} 12 D _{IN} 11 V _{REF} 10 AGND 9 V	LTC1293BMJ LTC1293CMJ LTC1293DMJ LTC1293BIJ LTC1293CIJ LTC1293DIJ	LTC1293BIN LTC1293CIN LTC1293DIN LTC1293BCN LTC1293CCN LTC1293DCN	
TOP VII CH0 1 CH1 2 CH2 3 CH3 4 CH4 5 CH5 6 CH6 7 CH7 8 COM 9 DGND 10 S PACKA 20-LEAD PLA	20) DVcc 19) AVcc 18) CLK 17) CS 16) Dout 15) DiN 14) REF- 12) AGND 11) V	LTC1294BCS LTC1294CCS LTC1294DCS	CH0 1	20 DVcc 19 AVcc 18 CLK 17 ČS 16 Dout 15 Dn 14 REF* 13 REF- 12 AGND 11 V* N PACKAGE 20-LEAD PLASTIC DIP	LTC1294BMJ LTC1294CMJ LTC1294DMJ LTC1294BIJ LTC1294CIJ LTC1294DIJ	LTC1294BIN LTC1294CIN LTC1294DIN LTC1294BCN LTC1294CCN LTC1294DCN
TOP VIE CH0 1 CH1 2 CH2 3 CH3 4 CH4 5 CH5 6 CH6 7 CH7 8 COM 9 DGND 10 S PACKA 20-LEAD PLAS	20 Vcc 19 \$\$0 18 CLK 17 \$\overline{C}\$\$ 16 Dour 15 DIN 14 REF* 12 AGND 11 V*	LTC1296BCS LTC1296CCS LTC1296DCS	CH0 1 CH1 2 CH2 3 CH3 4 CH4 5 CH5 6 CH6 7 CH7 8 COM 9 DGND 10 JPACKAGE 20-LEAD CERAMIC DIP	20 Vcc 19 SS0 18 CLK 17 GS 16 Pout 15 Din 14 REF* 13 REF- 12 AGND 11 V	LTC1296BMJ LTC1296CMJ LTC1296DMJ LTC1296BIJ LTC1296CIJ LTC1296DIJ	LTC1296BIN LTC1296CIN LTC1296DIN LTC1296BCN LTC1296CCN LTC1296DCN

CONVERTER AND MULTIPLEXER CHARACTERISTICS (Note 3)

PARAMETER	CONDITIONS		LTC1293/4/6B MIN TYP MAX	LTC1293/4/6C MIN TYP MAX	LTC1293/4/6D MIN TYP MAX	UNITS
Offset Error	(Note 4)		±3.0	±3.0	±3.0	LSB
Linearity Error (INL)	(Notes 4, 5)		±0.5	±0.5	±0.75	LSB
Gain Error	(Note 4)	•	±0.5	±1.0	±4.0	LSB
Minimum Resolution for which No Missing Codes are Guaranteed		•	12	12	12	Bits
Analog and REF Input Range	(Note 7)		¥0 =	(V ⁻)-0.05V to Vcc	+ 0.05V	V
On Channel Leakage Current (Note 8)	On Channel = 5V Off Channel = 0V	•	Am01-= of Ve±1-= Au188 = of	5V ±1st	W tagteO level o ±1	μА
V 4.0	On Channel = 0V Off Channel = 5V	•	Aga 1 = 01 Ve±1 =	±1,	W fucto ClaveJ v±1	μА
Off Channel Lekage Current (Note 8)	On Channel = 5V Off Channel = 0V	•	100H 20 ±1	±1	±1	μА
20 min 20 min	On Channel = 0V Off Channel = 5V	•	±1	±1	±1	μА

AC CHARACTERISTICS (Note 3)

SYMBOL	PARAMETER	CONDITIONS		LTC1293/4/6B LTC1293/4/6C LTC1293/4/6D MIN TYP MAX	UNITS
fclk	Clock Frequency	V _{CC} = 5V (Note 6)		0.1 1.0	MHz
tsmpl	Analog Input Sample Time	See Operating Sequence		2.5	CLK Cycles
tconv	Conversion Time	See Operating Sequence		mar12 amun2 02	CLK Cycles
t _{CYC}	Total Cycle Time	See Operating Sequence (Note 6)		21 CLK +500ns	Cycles
t _{dDO}	Delay Time, CLK↓ to D _{OUT} Data Valid	See Test Circuits	•	160 300	ns
t _{dis}	Delay Time, CS↑ to D _{OUT} Hi-Z	See Test Circuits	•	80 150	ns
t _{en}	Delay Time, CLK↓ to D _{OUT} Enabled	See Test Circuits	•	80 200	ns
t _{hDI}	Hold Time, D _{IN} after CLK↑	V _{CC} = 5V (Note 6)	170=	V 10 50 W W = 1220 V V	ns
t _{hDO}	Time Output Data Remains Valid After CLK↓	iso specified. The Ø	virta.ma	130	ns
t _f pulsas	D _{OUT} Fall Time	See Test Circuits	•	65 130	ns
t _r	D _{OUT} Rise Time	See Test Circuits	•	25 50	ns
twhclk	CLK High Time	V _{CC} = 5V (Note 6)) ress	300	ns
twlclk	CLK Low Time	V _{CC} = 5V (Note 6)	123	400	ns
t _{suDI}	Set-up Time, D _{IN} Stable Before CLK↑	V _{CC} = 5V (Note 6)	10000	50	ns
t _{suCS}	Set-up Time, CS↓ before CLK↑	V _{CC} = 5V (Note 6)		50	ns
twHCS	CS High Time During Conversion	V _{CC} = 5V (Note 6)		500	ns
t _{wLCS}	CS Low Time During Data Transfer	V _{CC} = 5V (Note 6)		21	CLK Cycles
t _{enSSO}	Delay Time, CLK↓ to SSO↓	See Test Circuits	•	750 1500	ns
t _{dis} SS0	Delay Time, CS↓ to SSO↑	See Test Circuits	•	250 500	ns
C _{IN}	Input Capacitance	Analog Inputs On Channel Analog Inputs Off Channel Digital Inputs		100 5 5	pF

DIGITAL AND DC ELECTRICAL CHARACTERISTICS (Note 3)

ETHALL REI	SYZEGARGE A TERESORVED TYP MAX RIN TYP MAX +3.0 +3.0	HAR KAM	LICT263	gs:	рицана	LTC	1293/4/6B 1293/4/6C 1293/4/6D	PARAMETER
SYMBOL	PARAMETER	CONDITIONS			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	MIN	TYP MAX	UNITS
VIH	High Level Input Voltage	Vcc = 5.25V			•	2.0		V
VIL	Low Level Input Voltage	Vcc = 4.75V		(•	1 2	0.8	V
Іін	High Level Input Current	VIN = VCC			•		2.5	μА
I _{IL}	Low Level Input Current	V _{IN} = 0V			(• (1)	1	-2.5	μA
V _{OH}	High Level Output Voltage	V _{CC} = 4.75V,	I ₀ = -10mA I ₀ = 360μA	75 = 8	O Channi Ol Com	2.4	4.7	Jennedů e.V
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.75V$,	I ₀ = 1.6mA	V0 = I	•		0.4	V
I _{OZ}	High Z Output Leakage	$V_{OUT} = V_{CC}$, \overline{CS} High $V_{OUT} = 0V$, \overline{CS} High		V2 = 1	•	(8 to	ol4) mayar 3 m/s	на при
ISOURCE	Output Source Current	V _{OUT} = 0V	6	100 - 10	On Charge		-20	mA
I _{SINK}	Output Sink Current	V _{OUT} = V _{CC}		V8 = 8	omata Ro		20	mA
Icc	Positive Supply Current	CS High			•		6 12	mA
I _{CC}	Positive Supply Current	CS High, Power Shutdown	LTC1294BC, LTC1294DC, LTC1294CI, L	LTC1294BI,	(• m	ON EL	5 10	μА
	DAMAGRATI HRM80270TJ XAM SYT BIM	CLK Off	LTC1294BM, LTC1294DM	LTC1294CM,	•		5 15	μА
I _{REF}	Reference Current	CS High	(a stath) Vā a	331	•		10 50	μА
Eaya xua	Negative Supply Current	CS High	Operating Sequen	Sea T	•	ami) sa	1 50	μА
ISOURCES	SSO Source Current	V _{SSO} = 0V	Operating Seque	902	•	0.8	1.5	mA
ISINKS	SSO Sink Current	V _{SSO} = V _{CC}	Operating Sequen	San	•	0.5	1.0	mA

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: All voltage values are with respect to DGND, AGND and REFwired together (unless otherwise noted).

Note 3: $V_{CC} = 5V$, $V_{REF+} = 5V$, $V_{REF-} = 0V$, $V^- = 0V$ for unipolar mode and -5V for bipolar mode, CLK = 1.0MHz unless otherwise specified. The \bullet denotes specifications which apply over the full operating temperature range; all other limits and typicals $T_A = 25^{\circ}C$.

Note 4: These specs apply for both unipolar and bipolar modes. In bipolar mode, one LSB is equal to the bipolar input span $(2V_{REF})$ divided by 4096. For example, when $V_{REF} = 5V$, 1LSB (bipolar) = 2 (5V)/4096 = 2.44mV.

Note 5: Linearity error is specified between the actual end points of the A/D transfer curve. The deviation is measured from the center of the quantization band.

Note 6: Recommended operating conditions.


Note 7: Two on-chip diodes are tied to each reference and analog input which will conduct for reference or analog input voltages one diode drop below V^- or one diode drop above V_{CC} . Be careful during testing at low V_{CC} levels (4.5V), as high level reference or analog inputs (5V) can cause this input diode to conduct, especially at elevated temperatures, and cause errors for inputs near full scale. This spec allows 50mV forward bias of either diode. This means that as long as the reference or analog input does not exceed the supply voltage by more than 50mV, the output code will be correct. To achieve an absolute 0V to 5V input voltage range will therefore require a minimum supply voltage of 4.950V over initial tolerance, temperature variations and loading.

Note 8: Channel leakage current is measured after the channel selection.


6


TYPICAL PERFORMANCE CHARACTERISTICS


LTC1293 GO1





SUPPLY VOLTAGE (V)























* AS THE CLK FREQUENCY IS DECREASED FROM 1MHz, MINIMUM CLK FREQUENCY (AERROR < 0.1LSB) REPRESENTS THE FREQUENCY AT WHICH A 0.1LSB SHIFT IN ANY CODE TRANSITION FROM ITS 1MHz VALUE IS FIRST DETECTED.





TYPICAL PERFORMANCE CHARACTERISTICS




















- MAXIMUM CLK FREQUENCY REPRESENTS THE CLK FREQUENCY AT WHICH A 0.1LSB SHIFT IN THE ERROR AT ANY CODE TRANSITION FROM ITS 1MHz VALUE IS FIRST DETECTED.
- ** MAXIMUM R_{FILTER} REPRESENTS THE FILTER RESISTOR VALUE AT WHICH A 0.1LSB CHANGE IN FULL SCALE ERROR FROM ITS VALUE AT R_{FILTER} = 0Ω IS FIRST DETECTED.

PIN FUNCTIONS

LTC1293

#	PIN	FUNCTION	DESCRIPTION
1 – 6	CH0 - CH5	Analog Inputs	The analog inputs must be free of noise with respect to AGND.
7	COM	Common	The common pin defines the zero reference point for all single ended inputs. It must be free of noise and is usually tied to the analog ground plane.
3	DGND	Digital Ground	This is the ground for the internal logic. Tie to the ground plane.
)	V-	Negative Supply	Tie V ⁻ to most negative potential in the circuit (Ground in single supply applications).
0	AGND	Analog Ground	AGND should be tied directly to the analog ground plane.
1	V _{RFF}	Ref. Input	The reference inputs must be kept free of noise with respect to AGND.
2	DIN	Data Input	The A/D configuration word is shifted into this input.
3	D _{OUT}	Digital Data Output	
4	CS	Chip Select Input	A logic low on this input enables data transfer.
5	CLK	Clock	This clock synchronizes the serial data transfer and controls A/D conversion rate.
6	V _{CC}	Positive supply	This supply must be kept free of noise and ripple by bypassing directly to the analog ground plane.

LTC1294


#	PIN	FUNCTION	DESCRIPTION
1 -8	CH0 - CH7	Analog Inputs	The analog inputs must be free of noise with respect to AGND.
9	СОМ	Common	The common pin defines the zero reference point for all single ended inputs. It must be free of noise and is usually tied to the analog ground plane.
10	DGND	Digital Ground	This is the ground for the internal logic. Tie to the ground plane.
11	V-	Negative Supply	Tie V ⁻ to most negative potential in the circuit (Ground in single supply applications).
12	AGND	Analog Ground	AGND should be tied directly to the analog ground plane.
13, 14	REF ⁻ , REF ⁺	Ref. Inputs	The reference inputs must be kept free of noise with respect to AGND. The A/D sees a reference voltage equa to the difference between REF ⁺ and REF ⁻ .
15	D _{IN}	Data Input	The A/D configuration word is shifted into this input.
16	D _{OUT}	Digital Data Output	The A/D conversion result is shifted out of this output.
17	CS	Chip Select Input	A logic low on this input enables data transfer.
18	CLK	Clock	This clock synchronizes the serial data transfer and controls A/D converion rate.
19, 20	AV _{CC} , DV _{CC}	Positive Supplies	These supplies must be kept free of noise and ripple by bypassing directly to the analog ground plane. AV_{CC} and DV_{CC} must be tied together.

LTC1296

#	PIN	FUNCTION	DESCRIPTION
1 -8	CH0 - CH7	Analog Inputs	The analog inputs must be free of noise with respect to AGND.
9	COM	Common	The common pin defines the zero reference point for all single ended inputs. It must be free of noise and is usually tied to the analog ground plane.
10	DGND	Digital Ground	This is the ground for the internal logic. Tie to the ground plane.
11	V-	Negative Supply	Tie V ⁻ to most negative potential in the circuit (Ground in single supply applications).
12	AGND	Analog Ground	AGND should be tied directly to the analog ground plane.
13, 14	REF ⁻ , REF ⁺	Ref. Inputs	The reference inputs must be kept free of noise with respect to AGND. The A/D sees a reference voltage equa to the difference between REF ⁺ and REF ⁻ .
15	DIN	Data Input	The A/D configuration word is shifted into this input.
16	D _{OUT}	Digital Data Output	The A/D conversion result is shifted out of this output.
17	CS	Chip Select Input	A logic low on this input enables data transfer.
18	CLK	Clock	This clock synchronizes the serial data transfer and controls A/D conversion rate.
19	SSO	System Shutdown Output	System Shutdown Output pin will go low when power shutdown is requested.
20	V _{CC}	Positive Supply	This supply must be kept free of noise and ripple by bypassing directly to the analog ground plane.




BLOCK DIAGRAM (Pin numbers refer to LTC1294)




TEST CIRCUITS


Load Circuit for t_{dDO}, t_r and t_f




Load Circuit for tenSSO and tdisSSO



Load Circuit for t_{dis} and t_{en}




On and Off Channel Leakage Current




TEST CIRCUITS


Voltage Waveforms for ten



Voltage Waveform for tdisSSO









Voltage Waveform for for tenSSO


Voltage Waveform for t_{dis}





Voltage Waveform for Dout Delay Time, tdDO

NOTE 1: WAVEFORM 1 IS FOR AN OUTPUT WITH INTERNAL CONDITIONS SUCH THAT THE OUTPUT IS HIGH UNLESS DISABLED BY THE OUTPUT CONTROL. NOTE 2: WAVEFORM 2 IS FOR AN OUTPUT WITH INTERNAL CONDITIONS SUCH THAT THE OUTPUT IS LOW UNLESS DISABLED BY THE OUTPUT CONTROL.



LTC1293 TC06

The LTC 1293/4/6 is a data acquisition component which contains the following functional blocks:

- 1. 12-bit successive approximation capacitive A/D converter
- 2. Analog multiplexer (MUX)
- 3. Sample and hold (S/H)
- 4. Synchronous, half duplex serial interface
- 5. Control and timing logic


DIGITAL CONSIDERATIONS

Serial Interface

The LTC1293/4/6 communicates with microprocessors and other external circuitry via a synchronous, half duplex, four-wire serial interface (see Operating Sequence). The clock (CLK) synchronizes the data transfer with each bit being transmitted on the falling CLK edge and captured on the rising CLK edge in both transmitting and receiving systems. The input data is first received and then the A/D conversion result is transmitted (half duplex). Because of


INPUT DATA WORD

The LTC1293/4/6 seven-bit data word is clocked into the D_{IN} input on the rising edge of the clock after chip select goes low and the start bit has been recognized. Further inputs on the D_{IN} pin are then ignored until the next \overline{CS} cycle. The input word is defined as follows:



Start Bit

The first "logical one" clocked into the D_{IN} input after \overline{CS} goes low is the start bit. The start bit initiates the data transfer and all leading zeroes which precede this logical one will be ignored. After the start bit is received the remaining bits of the input word will be clocked in. Further inputs on the D_{IN} pin are then ignored until the next \overline{CS} cycle.



the half duplex operation D_{IN} and D_{OUT} may be tied together allowing transmission over just 3 wired: \overline{CS} , CLK and DATA (D_{IN}/D_{OUT}). Data transfer is initiated by a falling chip select (\overline{CS}) signal. After \overline{CS} falls the LTC1293/4/6 looks for a start bit. After the start bit is received a 7-bit input word is shifted into the D_{IN} input which configures the LTC1293/4/6 and starts the conversion. After one null bit, the result of the conversion is output on the D_{OUT} line. With the half duplex serial interface the D_{OUT} data is from the current conversion. After the end of the data exchange \overline{CS} should be brought high. This resets the LTC1293/4/6 in preparation for the next data exchange.

MUX Address

The four bits of the input word following the START BIT assign the MUX configuration for the requested conversion. For a given channel selection, the converter will measure the voltage between the two channels indicated by the + and – signs in the selected row of the following table. Note that in differential mode (SGL/DIFF = 0) measurements are limited to four adjacent input pairs with either polarity. In single ended mode, all input channels are measured with respect to COM. Only the +inputs have sample and holds. Signals applied at the –inputs must not change more than the required accuracy during the conversion.

Table 1a. LTC1294/6 Multiplexer Channel Selection

MUX ADDRESS					DIFFERENTIAL CHANNEL SELECTION								MUX ADDRESS			SINGLE-ENDED CHANNEL SELECTION							
SGL/ DIFF	ODD SIGN	SEL 1	ECT 0	0	1	2	3	4	5	6	7	SGL/ DIFF	ODD SIGN	SELECT 1 0	0	1	2	3	4	5	6	7	сом
0	0	0	0	+	16041-		583		Chi	1111	1111	1	0	0 0	+	10	1111	133	111				-
0	0	0	1			+	-					1	0	0 1			+					1111	-
0	0	1	0		F			+	-			1	0	1 0		1			+			LE	-
0	0	1	1	1/8	187.5-	8	BULLET	19/5-	1000	+	PDI	1	0	1 1		110	100	908	0.0		+	3.0	-
0	1	0	0		+		LET'		200	11000	10.01	1	1	0 0		+	144	000	14.27				-
0	1	0	1			-	+					1	1	0 1		73		+					_
0	1	1	0					-	+			1	1	1 0						+			-
0	1	1	1							1 - 10	+	1	118	1 1								+	-

Table 1b. LTC1293 Channel Selection


MUX ADDRESS DIFFERENTIAL CHANNEL SELECTION						MUX ADDRESS				SINGLE-ENDED CHANNEL SELECTION										
SGL/ DIFF	ODD SIGN	SE 1	LECT 0	0	1	2	3	4	5	SGL/ DIFF	ODD	SEL 1	ECT 0	0	1	2	3	4	5	сом
0	0	0	0	+	-					1	0	0	0	+			7 100	-		-
0	0	0	1	C		+	-			1	0	0	1	0.000		+		5		_
0	0	1	0					+	-	1	0	1	0			Carl III		+		-
0	0	1	1	1	Not Used						0	1	1	Not Used				-		
0	1	0	0	8-	+			1	2111	1	1	0	0		+			17		T -
0	1	0	1		1 3	-	+	10.1	241	1	1	0	1	1			+			-
0	1	1	0	1	5 6			-	+	1	1	1	0		No. 13				+	-
0	1	1	1		Not Used						1	21	1	Not Used						


Unipolar/Bipolar (UNI)

The UNI bit determines whether the conversion will be unipolar or bipolar. When UNI is a logical one, a unipolar conversion will be performed on the selected input volt-

age. When UNI is a logical zero, a bipolar conversion will result. The input span and code assignment for each conversion type are shown in the figures below:

Unipolar Transfer Curve (UNI = 1)





Unipolar Output Code (UNI = 1)


6

Bipolar Transfer Curve (UNI = 0) hearts2 (sease12) variety flutt aug/Straff (set alde)

OUTPUT CODE	INPUT VOLTAGE	INPUT VOLTAGE (V _{REF} = 5V)	OUTPUT CODE	INPUT VOLTAGE	(V _{REF} = 5V)
011111111111	V _{REF} – 1LSB V _{RFF} – 2LSB	4.9976V 4.9851V	1111111111111	-1LSB -2LSB	-0.0024V -0.0048V
	1 0	0 1		:	
$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0$	1LSB 0V	0.0024V 0V	1000000000001	-(V _{REF}) + 1LSB - (V _{REF})	-4.9976V -5.00000V

LTC1293 AM

Bipolar Output Code (UNI = 0)



The following discussion will demonstrate how the two reference pins are to be used in conjunction with the analog input multiplexer. In unipolar mode the input span of the A/D is set by the difference in voltage on the REF⁺ pin and the REF⁻ pin. In the bipolar mode the input span is twice the difference in voltage on the REF⁺ pin and the REF⁻ pin. In the unipolar mode the lower value of the input span is set by the voltage on the COM pin for single-ended inputs and by the voltage on the minus input pin for differential inputs. For the bipolar mode of operation the voltage on the COM pin or the minus input pin set the center of the input span.

The upper and lower value of the input span can now be summarized in the following table:

INPUT CONFIGURAT	ION	UNIPOLAR MODE	BIPOLAR MODE				
Single-Ended	Lower Value Upper Value	COM (REF ⁺ – REF ⁻) + COM	-(REF ⁺ - REF ⁻) + COM (REF ⁺ - REF ⁻) + COM				
Differential	Lower Value Upper Value		-(REF ⁺ - REF ⁻) + IN ⁻ (REF ⁺ - REF ⁻) + IN ⁻				

The reference voltages REF⁺ and REF⁻ can fall between V_{CC} and V^- , but the difference (REF⁺-REF⁻) must be less than or equal to V_{CC} . The input voltages must be less than or equal to V_{CC} and greater than or equal to V^- . For the LTC1293 REF⁻ = 0V.

The following examples are for a single-ended input configuration.

Example 1: Let $V_{CC} = 5V$, $V^- = 0V$, $REF^+ = 4V$, $REF^- = 1V$ and COM = 0V. Unipolar mode of operation. The resulting input span is $0V \le IN^+ \le 3V$.

Example 2: The same conditions as Example 1 except COM = 1V. The resulting input span is $1V \le IN^+ \le 4V$. Note if $IN^+ \ge 4V$ the resulting D_{OUT} word is all 1's. If $IN^+ \le 1V$ then the resulting D_{OUT} word is all 0's.

Example 3: Let $V_{CC} = 5V$, $V^- = -5V$, $REF^+ = 4V$, $REF^- = 1V$ and COM = 1V. Bipolar mode of operation. The resulting input span is $-2V \le IN^+ \le 4V$.

For differential input configurations with the same conditions as in the above three examples the resulting input spans are as follows:


Example 1 (Diff.): $|N^- \le |N^+ \le |N^- + 3V$. Example 2 (Diff.): $|N^- \le |N^+ \le |N^- + 3V$. Example 3 (Diff.): $|N^- - 3V \le |N^+ \le |N^- + 3V$.

MSB-First/LSB-First (MSBF)

The output data of the LTC1293/4/6 is programmed for MSB-first or LSB-first sequence using the MSB bit. When the MSBF bit is a logical one, data will appear on the D_{OUT} line in MSB-first format. Logical zeroes will be filled in indefinitely following the last data bit to accommodate longer word lengths required by some microprocessors. When the MSBF bit is a logical zero, LSB first data will follow the normal MSB first data on the D_{OUT} line. In the bipolar mode the sign bit will fill in after the MSB bit for MSBF = 0 (see Operating Sequence).


Power Shutdowns (PS)

The power shutdown feature of the LTC1293/4/6 is activated by making the PS bit a logical zero. If \overline{CS} remains low after the PS bit has been received, a 12-bit D_{OUT} word with



6

Power Shutdown Operating Sequence Example: Differential Inputs (CH4⁺, CH5⁻), Unipolar Mode and MSB-First Data



*STOPPING THE CLOCK WILL HELP REDUCE POWER CONSUMPTION.

CS CAN BE BROUGHT HIGH ONCE THE DIN WORD HAS BEEN CLOCKED IN

all logical ones will be shifted out followed by logical zeroes till \overline{CS} goes high. Then the D_{OUT} line will go into its high impedance state. The LTC 1293/4/6 will remain in the shutdown mode till the next \overline{CS} cycle. There is no warm-up or wait period required after coming out of the power shutdown cycle so a conversion can commence after \overline{CS} goes low (see Power Shutdown Operating Sequence). The LTC1296 has a System Shutdown Output pin (\overline{SSO}) which will go low when power shutdown is activated. The pin will stay low till next \overline{CS} cycle.

Microprocessor Interfaces

The LTC1293/4/6 can interface directly (without external hardware) to most popular microprocessors (MPU) synchronous serial formats (see Table 1). If an MPU without a dedicated serial port is used, then three of the MPU's parallel port lines can be programmed to form the serial link to the LTC1293/4/6. Included here are one serial interface example and one example showing a parallel port programmed to form the serial interface.

Microprocessor Interfaces

The LTC1293/4/6 can interface directly (without external hardware) to most popular microprocessors (MPU) synchronous serial formats (see Table 1). If an MPU without a dedicated serial port is used, then three of the MPU's parallel port lines can be programmed to form the serial link to the LTC1293/4/6.

Table 1. Microprocessor with Hardware Serial Interfaces Compatible with the LTC1293/4/6**

PART NUMBER	TYPE OF INTERFACE
Motorola	
MC6805S2, S3	SPI
MC68HC11	SPI
MC68HC05	SPI = 302M ATAU TESH 450
RCA	
CDP68HC05	SPI
Hitachi	
HD6305	SCI Synchronous
HD6301	SCI Synchronous
HD63701	SCI Synchronous
HD6303	SCI Synchronous
HD64180	SCI Synchronous
National Semiconductor	
COP400 Family	MICROWIRE [†]
COP800 Family	MCROWIRE/PLUS†
NS8050U	MICROWIRE/PLUS
HPC16000 Family	MICROWIRE/PLUS
Texas Instruments	
TMS7002	Serial Port
TMS7042	Serial Port
TMS70C02	Serial Port
TMS70C42	Serial Port
TMS32011*	Serial Port
TMS32020*	Serial Port
TMS370C050	SPI

* Requires external hardware

** Contact factory for interface information for processors not on this list

† MICROWIRE and MICROWIRE/PLUS are trademarks of National Semiconductor Corp.


Motorola SPI (MC68HC11)

The MC68HC11 has been chosen as an example of an MPU with a dedicated serial port. This MPU transfers data MSB-first and in 8-bit increments. The $D_{\rm IN}$ word sent to the data register starts the SPI process. With three 8-bit transfers, the A/D result is read into the MPU. The second 8-bit transfer clocks B11 through B8 of the A/D conversion result into the processor. The third 8-bit transfer clocks the remaining bits B7 through B0 into the MPU. The data is right justified in the two memory locations. ANDing the second byte with $0D_{\rm HEX}$ clears the four most significant bits. This operation was not included in the code. It can be inserted in the data gathering loop or outside the loop when the data is processed.


Interfacing to the Parallel Port of the Intel 8051 Family

The Intel 8051 has been chosen to show the interface between the LTC1293/4/6 and parallel port microprocessors. Usually the signals $\overline{\text{CS}}$, D_{IN} and CLK are generated on three port lines and the D_{OUT} signal is read on a fourth port line. This works very well. One can save a line by tying the D_{IN} and D_{OUT} lines together. The 8051 first sends the start bit and D_{IN} to the LTC1294 over the line connected to P1.2. Then P1.2 is reconfigured as an input and the 8051 reads back the 12-bit A/D result over the same data line.

Data Exchange Between LTC1294 and MC68HC11




Hardware and Software Interface to Motorola MC68HC11




MC68HC11 CODE

LABEL	MNEMONIC	OPERAND	COMMENTS COS SALES SALES	LABEL	MNEMONIC	OPERAND	COMMENTS
69301	LDAA	#\$50	CONFIGURATION DATA FOR SPCR	1-83M	STAA	\$102A	LOAD DIN INTO SPI, START SCK
	STAA	\$1028	LOAD DATA INTO SPCR (\$1028)	WAIT2	LDAA	\$1029	CHECK SPI STATUS REG
	LDAA	#\$1B	CONFIG. DATA FOR PORT D DDR	pretor	BPL	WAIT2	CHECK IF TRANSFER IS DONE
	STAA	\$1009	LOAD DATA INTO PORT D DDR	19-19-11-0	LDAA	\$102A	LOAD LTC1294 MSBs INTO ACC A
	LDAA	#\$10	LOAD DIN WORD INTO ACC A	allurus i	STAA	\$62	STORE MSBs IN \$62
	STAA	\$50	LOAD DIN DATA INTO \$50	norsh	LDAA	\$52	LOAD DUMMY DIN INTO ACC A FROM
	LDAA	#\$E0	LOAD DIN WORD INTO ACC A	a astocks	Telegrani I	id-6 Dist	\$52
	STAA	\$51	LOAD DIN DATA INTO \$51	arsh a	STAA	\$102A	LOAD DUMMY DIN INTO SPI, START
	LDAA	#\$00	LOAD DUMMY DIN WORD INTO ACC A	ertron	MA she	ideanl vio	SCK
	STAA	\$52	LOAD DUMMY DIN DATA INTO \$52	WAIT3	LDAA	\$1029	CHECK SPI STATUS REG
	LDX	#\$1000	LOAD INDEX REGISTER X WITH \$1000	2000 At	BPL	WAIT3	CHECK IF TRANSFER IS DONE
LOOP	BCLR	\$08,X,\$01	DO GOES LOW (CS GOES LOW)	-Imay It	BSET	\$08,X,\$01	DO GOES HIGH (CS GOES HIGH)
	LDAA	\$50	LOAD DIN INTO ACC A FROM \$50	00018	LDAA	\$102A	LOAD LTC1294 LSBs IN ACC
	STAA	\$102A	LOAD DIN INTO SPI, START SCK		STAA	\$63	STORE LSBs IN \$63
	LDAA	\$1029	CHECK SPI STATUS REG				
WAIT1	BPL	WAIT1	CHECK IF TRANSFER IS DONE		JMP	LOOP	START NEXT CONVERSION
	LDAA	\$51	LOAD DIN INTO ACC A FROM \$51	BSWISH	HOLISTIDA & B	84	

Hardware and Software Interface to Intel 8051



Hardware and Software Interface to Intel 8051



OOF4	00	-
8051	1.11	11111 -

LABEL	MNEMONIC	OPERAND	COMMENTS	LABEL	MNEMONIC	OPERAND	COMMENTS
	SETB	P1.4	CS GOES HIGH	Bud 3	CLR	P1.3	CLK GOES LOW
CONT	MOV	A.#87H	DIN WORD FOR LTC1294	aldia	CLR	A	CLEAR ACC
	CLR	P1.4	CS GOES LOW		RLC	A	ROTATE DATA BIT (B3) INTO ACC
	MOV	R4,#08H	LOAD COUNTER		MOV	C,P1.2	READ DATA BIT INTO CARRY
_00P1	RLC	A	ROTATE DIN BIT INTO CARRY	Rend	RLC	A	ROTATE DATA BIT (B2) INTO ACC
	CLR	P1.3	CLK GOES LOW		SETB	P1.3	CLK GOES HIGH
	MOV	P1.2.C	OUTPUT DIN BIT TO LTC1294		CLR	P1.3	CLK GOES LOW
	SETB	P1.3	CLK GOES HIGH		MOV	C,P1.2	READ DATA BIT INTO CARRY
	DJNZ	R4.L00P1	NEXT DIN BIT		RLC	A	ROTATE DATA BIT (B1) INTO ACC
	MOV	P1,#04H	P1.2 BECOMES AN INPUT		SETB	P1.3	CLK GOES HIGH
	CLR	P1.3	CLK GOES LOW		CLR	P1.3	CLK GOES LOW
	MOV	R4,#09H	LOAD COUNTER	100000	MOV	C,P1.2	READ DATA BIT INTO CARRY
LOOP	MOV	C.P1.2	READ DATA BIT INTO CARRY		SETB	P1.4	CS GOES HIGH
	RLC	A	ROTATE DATA BIT (B3) INTO ACC	1 SATE	RRC	A	ROTATE DATA BIT (B0) INTO ACC
	SETB	P1.3	CLK GOES HIGH		RRC	A	ROTATE RIGHT INTO ACC
	CLR	P1.3	CLK GOES LOW		RRC	A	ROTATE RIGHT INTO ACC
	DJNZ	R4,L00P	NEXT DOUT BIT		RRC	A	ROTATE RIGHT INTO ACC
	MOV	R2,A	STORE MSBs IN R2		MOV	R3,A	STORE LSBs IN R3
	MOV	C,P1.2	READ DATA BIT INTO CARRY	1	AJMP	CONT	START NEXT CONVERSION
	SETB	P1.3	CLK GOES HIGH	1 3 3			




Figure 3. Several LTC1294 Sharing One 3-Wire Serial Interface

Sharing the Serial Interface

The LTC1293/4/6 can share the same 3-wire serial interface with other peripheral components or other LTC1293/4/6's (Figure 3). Now, the $\overline{\text{CS}}$ signals decide which LTC1293/4/6 is being addressed by the MPU.

ANALOG CONSIDERATIONS

Grounding

The LTC1293/4/6 should be used with an analog ground plane and single point grounding techniques. Do not use wire wrapping techniques to breadboard and evaluate the

device. To achieve the optimum performance use a PC board. The analog ground pin (AGND) should be tied directly to the ground plane with minimum lead length (a low profile socket is fine). The digital ground pin (DGND) also can be tied directly to this ground pin because minimal digital noise is generated within the chip itself. V_{CC} should be bypassed to the ground plane with a $22\mu F$ (minimum value) tantalum with leads as short as possible and as close as possible to the pin. A $0.1\mu F$ ceramic disk also should be placed in parallel with the $22\mu F$ and again with leads as short as possible and as close to V_{CC} as possible. AV_{CC} and DV_{CC} should be tied together on the

LTC1294. Figure 4 shows an example of an ideal LTC1293/4/6 ground plane design for a two sided board. Of course this much ground plane will not always be possible, but users should strive to get as close to this ideal as possible.




Figure 4. Ground Plane for the LTC1293/4/6

Bypassing

For good performance, V_{CC} must be free of noise and ripple. Any changes in the V_{CC} voltage with respect to ground during a conversion cycle can induce errors or noise in the output code. V_{CC} noise and ripple can be kept below 0.5mV by bypassing the V_{CC} pin directly to the analog ground plane with a minimum of $22\mu F$ tantalum capacitor and with leads as short as possible. The lead from the device to the V_{CC} supply also should be kept to a minimum and the V_{CC} supply should have a low output impedance such as obtained from a voltage regulator (e.g., LT323A). For high frequency bypassing a $0.1\mu F$ ceramic disk placed in parallel with the $22\mu F$ is recommended. Again the leads should be kept to a minimum. Figure 5 and 6 show the effects of good and poor V_{CC} bypassing.



Figure 5. Poor V_{CC} Bypassing.

Noise and Ripple Can Cause A/D Errors.




Figure 6. Good V_{CC} Bypassing Keeps Noise and Ripple on V_{CC} Below 1mV

Analog Inputs

Because of the capacitive redistribution A/D conversion techniques used, the analog inputs of the LTC1293/4/6 have capacitive switching input current spikes. These current spikes settle quickly and do not cause a problem. If large source resistances are used or if slow settling op amps drive the inputs, take care to insure the transients caused by the current spikes settle completely before the conversion begins.




Figure 7. Analog Input Equivalent Circuit

6

APPLICATIONS INFORMATION

Source Resistance and admin mode as emit alove eff

The analog inputs of the LTC1293/4/6 look like a 100pF capacitor (C_{IN}) in series with a 500Ω resistor (R_{ON}). C_{IN} gets switched between (+) and (–) inputs once during each conversion cycle. Large external source resistors and capacitances will slow the settling of the inputs. It is important that the overall RC time constant is short enough to allow the analog inputs to settle completely within the allowed time.

"+" Input Settling


The input capacitor is switched onto the "+" input during the sample phase (t_{SMPL} , see Figure 8). The sample period 2 1/2 CLK cycles before a conversion starts. The voltage on the "+" input must settle completely within the sample period. Minimizing $R_{SOURCE+}$ and C1 will improve the settling time. If large "+" input source resistance must be used, the sample time can be increased by using a slower CLK frequency. With the minimum possible sample time of 2.5 μ s $R_{SOURCE+}$ < 1.5 μ s $R_{SOURCE+}$ $R_$

"-" Input Settling

At the end of the sample phase the input capacitor switches to the "-" input and the conversion starts (see Figure 8). During the conversion, the "+" input voltage is effectively "held" by the sample and hold and will not affect the conversion result. It is critical that the "-" input voltage be free of noise and settle completely during the first CLK cycle of the conversion. Minimizing R_{SOURCE} —and C2 will improve settling time. If large "-" input source resistance must be used the time can be extended by using a slower CLK frequency. At the maximum CLK frequency of 1MHz, R_{SOURCE} - < 250 Ω and C2 < 20pF will provide adequate settling.

Input Op Amps

When driving the analog inputs with an op amp it is important that the op amp settles within the allowed time (see Figure 8). Again the "+" and "-" input sampling times can be extended as described above to accommodate slower op amps. Most op amps including the LT1006 and LT1013 single supply op amps can be made to settle



LINEAR

within the minimum settling windows of $2.5\mu s$ ("+" input) and $1\mu s$ ("-" input) that occurs at the maximum clock rate of 1MHz. Figures 9 and 10 show examples of adequate and poor op amp settling.




Figure 9. Adequate Settling of Op Amp Driving Analog Input



Figure 10. Poor Op Amp Settling Can Cause A/D Errors

RC Input Filtering

It is possible to filter the inputs with an RC network as shown in Figure 11. For large values of C_F (e.g., $1\mu F$) the capacitive input switching currents are averaged into a net DC current. A filter should be chosen with a small resistor and large capacitor to prevent DC drops across the resistor. The magnitude of the DC current is approximately I_{DC} = $100 pF \times V_{IN}/t_{CYC}$ and is roughly proportional to V_{IN} . When running at the minimum cycle time of $21.5\mu s$, the input current equals $23\mu A$ at V_{IN} = 5V. Here a filter resistor of 5Ω will cause 0.1LSB of full-scale error. If a larger filter resistor must be used, errors can be reduced by increasing




Figure 11. RC Input Filtering

the cycle time as shown in the typical performance characteristic curve Maximum Filter Resistor vs Cycle Time.

Input Leakage Current

Input leakage currents also can create errors if the source resistance gets too large. For example, the maximum input leakage specification of $1\mu A$ (at $125^{\circ}C$) flowing through a source resistance of $1k\Omega$ will cause a voltage drop of 1mV or 0.8LSB. This error will be much reduced at lower temperatures because leakage drops rapidly (see typical performance characteristic curve Input Channel Leakage Current vs Temperature).

SAMPLE AND HOLD

Single-Ended Input

The LTC1293/4/6 provides a built-in sample and hold (S&H) function for all signals acquired in the single-ended mode (COM pin grounded). The sample and hold allows the LTC1293/4/6 to convert rapidly varying signals (see typical performance characteristic curve of S&H Acquisition Time vs Source Resistance). The input voltage is sampled during the t_{SMPL} time as shown in Figure 8. The sampling interval begins as the bit preceding the MSBF bit is shifted in and continues until the falling edge of the PS bit is received. On this falling edge the S&H goes into the hold mode and the conversion begins.

Differential Input

With a differential input the A/D no longer converts a single voltage but converts the difference between two voltages. The voltage on the selected "+" input is sampled and held and can be rapidly time varying. The voltage on the "-" pin must remain constant and be free of noise and ripple throughout the conversion time. Otherwise the differencing operation will not be done accurately. The conversion time is 12 CLK cycles. Therefore a change in the -IN input voltage during this interval can cause conversion errors. For a sinusoidal voltage on the -IN input this error would be:

$$V_{\text{ERROR (MAX)}} = \left(2\pi f_{(-)} V_{\text{PEAK}}\right) \left(\frac{12}{f_{\text{CLK}}}\right)$$

Where $f_{(-)}$ is the frequency of the "–" input voltage, V_{PEAK} is its peak amplitude and f_{CLK} is the frequency of the CLK.



VERTICAL: 0.5mV/DI

HORIZONTAL: 1µs/DIV

Figure 13. Adequate Reference Settling (LT1027)




Figure 14. Poor Reference Settling Can Cause A/D Errors

APPLICATIONS INFORMATION

Usually V_{ERROR} will not be significant. For a 60Hz signal on the "—" input to generate a 0.25LSB error (300 μ V) with the converter running at CLK = 1MHz, its peak value would have to be 66mV. Rearranging the above equation the maximum sinusoidal signal that can be digitized to a given accuracy is given as:

$$f_{(-)MAX} = \left(\frac{V_{ERROR (MAX)}}{2\pi V_{PEAK}}\right) \left(\frac{f_{CLK}}{12}\right)$$

For 0.25LSB error $(300\mu V)$ the maximum input sinusoid with a 5V peak amplitude that can be digitized is 0.8Hz. **Unused inputs should be tied to the ground plane.**

Reference Input

The voltage on the reference input of the LTC1293/4/6 determines the voltage span of the A/D converter. The reference input has transient capacitive switching currents due to the switched capacitor conversion technique (see Figure 12). During each bit test of the conversion (every CLK cycle) a capacitive current spike will be generated on the reference pin by the A/D. These current spikes settle quickly and do not cause a problem. If slow settling circuitry is used to drive the reference input, take care to insure that transients caused by these current spikes settle completely during each bit test of the conversion.




Figure 12. Reference Input Equivalent Circuit

Figure 13 and 14 show examples of both adequate and poor settling. Using a slower CLK will allow more time for the reference to settle. Even at the maximum CLK rate of 1MHz most references and op amps can be made to settle within the $1\mu s$ bit time. For example the LT1027 will settle adequately or with a $10\mu F$ bypass capacitor at V_{REF} the LT1021 also can be used.

Reduced Reference Operation

The effective resolution of the LTC1293/4/6 can be increased by reducing the input span of the converter. The LTC1293/4/6 exhibits good linearity over a range of reference voltages (see typical performance characteristics curves of Change in Linearity vs Reference Voltage and Change in Gain Error vs Reference Voltage). Care must be taken when operating at low values of V_{REF} because of the reduced LSB step size and the resulting higher accuracy requirement placed on the converter. Offset and Noise are factors that must be considered when operating at low V_{REF} values. For the LTC1293 REF $^-$ has been tied to the AGND pin. Any voltage drop from the AGND pin to the ground plane will cause a gain error.

Offset with Reduced VREF

The offset of the LTC1293/4/6 has a larger effect on the output code when the A/D is operated with a reduced reference voltage. The offset (which is typically a fixed voltage) becomes a larger fraction of an LSB as the size of the LSB is reduced. The typical performance characteristic curve of Unadjusted Offset Error vs Reference Voltage shows how offset in LSB's is related to reference voltage for a typical value of $V_{\rm OS}$. For example a $V_{\rm OS}$ of 0.1mV, which is 0.1LSB with a 5V reference becomes 0.4LSB with

a 1.25 reference. If this offset is unacceptable, it can be corrected digitally by the receiving system or by offsetting the "—" input to the LTC1293/4/6.

Noise with Reduced V_{RFF}

The total input referred noise of the LTC1293/4/6 can be reduced to approximately $200\mu V$ peak-to-peak using a ground plane, good bypassing, good layout techniques and minimizing noise on the reference inputs. This noise is insignificant with a 5V reference input but will become a larger fraction of an LSB as the size of the LSB is reduced. The typical performance characteristic curve of Noise Error vs Reference Voltage shows the LSB contribution of this $200\mu V$ of noise.

For operation with a 5V reference, the $200\mu V$ noise is only 0.16LSB peak-to-peak. Here the LTC1293/4/6 noise will contribute virtually no uncertainty to the output code. For reduced references, the noise may become a significant fraction of an LSB and cause undesirable jitter in the output code. For example, with a 1.25V reference, this $200\mu V$ noise is 0.64LSB peak-to-peak. This will reduce the range of input voltages over which a stable output code can be achieved by 0.64LSB. Now averaging readings may be necessary.

This noise data was taken in a very clean test fixture. Any setup induced noise (noise or ripple on V_{CC} , V_{REF} or V_{IN}) will add to the internal noise. The lower the reference voltage used, the more critical it becomes to have a noise-free setup.

Gain Error due to Reduced VRFF

The gain error of the LTC1294/6 is very good over a wide range of reference voltages. The error component that is seen in the typical performance characteristics curve Change in Gain Error vs Reference Voltage for the LTC1293 is due the voltage drop on the AGND pin from the device to the ground plane. To minimize this error the LTC1293 should be soldered directly onto the PC board. The internal reference point for V_{REF} is tied to AGND. Any voltage drop in the AGND pin will make the reference voltage, internal to the device, less than what is applied externally (Figure 15). This drop is typically $400\mu V$ due to the product of the pin resistance (R_{PIN}) and the LTC1293 supply current. For

example, with V_{REF} = 1.25V this will result in a gain error change of -1.0LSB from the gain error measured with V_{REF} = 5V.




Figure 15. Parasitic Pin Resistance (RPIN)

LTC1293/4/6 AC Characteristics

Two commonly used figures of merit for specifying the dynamic performance of the A/Ds in digital signal processing applications are the Signal-to-Noise Ratio (SNR) and the "effective number of bits" (ENOB). SNR is the ratio of the RMS magnitude of the fundamental to the RMS magnitude of all the non-fundamental signals up to the Nyquist frequency (half the sampling frequency). The theoretical maximum SNR for a sine wave input is given by:

$$SNR = (6.02N + 1.76dB)$$

where N is the number of bits. Thus the SNR depends on the resolution of the A/D. For an ideal 12-bit A/D the SNR is equal to 74dB. A Fast Fourier Transform (FFT) plot of the output spectrum of the LTC1294 is shown in Figures 16a and 16b. The input (f_{IN}) frequencies are 1kHz and 22kHz with the sampling frequency (f_{S}) at 45.4kHz. The SNR obtained from the plot are 72.7dB and 72.5dB.

Rewriting the SNR expression it is possible to obtain the equivalent resolution based on the SNR measurement.

$$N = \left(\frac{SNR - 1.76dB}{6.02}\right)$$

This is the so-called effective number of bits (ENOB). For the example shown in Figures 16a and 16b, N = 11.8 bits. Figure 17 shows a plot of ENOB as a function of input frequency. The top curve shows the A/D's ENOB remains at 11.8 for input frequencies up to $f_S/2$ with $\pm 5V$ supplies.






Figure 16a. LTC1294 FFT Plot $f_{\rm IN}=1$ kHz, $f_{\rm S}=45.4$ kHz, SNR = 72.7dB with ± 5 V Supplies




Figure 16b. LTC1294 FFT Plot $f_{\text{IN}} = 22\text{kHz}$, $f_{\text{S}} = 45.4\text{kHz}$, SNR = 72.5dB with $\pm 5\text{V}$ Supplies




Figure 17. LTC1294 ENOB vs Input Frequency




Figure 18. LTC1294 FFT Plot $f_{IN}1=5.1$ kHz, $f_{IN}2=5.6$ kHz, $f_{S}=45.4$ kHz with ± 5 V Supplies

For +5V supplies the ENOB decreases more rapidly. This is due predominantly to the 2nd harmonic distortion term.

Figure 18 shows a FFT plot of the output spectrum for two tones applied to the input of the A/D. Nonlinearities in the A/D will cause distortion products at the sum and difference frequencies of the fundamentals and products of the fundamentals. This is classically referred to as intermodulation distortion (IMD).

Overvoltage Protection

Applying signals to the LTC1293/4/6's analog inputs that exceed the positive supply or that go below V will degrade the accuracy of the A/D and possibly damage the device. For example this condition would occur if a signal is applied to the analog inputs before power is applied to the LTC1293/4/6. Another example is the input source is operating from different supplies of larger value than the LTC1293/4/6. These conditions should be prevented either with proper supply sequencing or by use of external circuitry to clamp or current limit the input source. There are two ways to protect the inputs. In Figure 19 diode clamps from the inputs to V_{CC} and V⁻ are used. The second method is to put resistors in series with the analog inputs for current limiting. As shown in Figure 20a, a $1k\Omega$ resistor is enough to stand off ±15V (15mA for only one channel). If more than one channel exceeds the supplies than the following guidelines can be used. Limit the current to 7mA per channel and 28mA for all channels.

This means four channels can handle 7mA of input current each. Reducing CLK frequency from a maximum of 1MHz (See typical performance characteristics curves Maximum CLK Frequency vs Source Resistance and Sample and Hold Acquisition Time vs Source Resistance) allows the use of larger current limiting resistors. The "+" input can accept a resistor value of $1k\Omega$ but the "-" input cannot accept more than 250\Omega when the maximum clock frequency of 1MHz is used. If the LTC1293/4/6 is clocked at the maximum clock frequency and 250Ω is not enough to current limit the "-" input source then the clamp diodes are recommended (Figures 20a and 20b). The reason for the limit on the resistor value is the MSB bit test is affected by the value of the resistor placed at the "-" input (see discussion on Analog Inputs and the typical performance characteristics curve Maximum CLK Frequency vs Source Resistance).

If V_{CC} and V_{REF} are not tied together, then V_{CC} should be turned on first, then V_{REF} . If this sequence cannot be met connecting a diode from V_{REF} to V_{CC} is recommended (see Figure 21).

For dual supplies (bipolar mode) placing two Schottky diodes from V_{CC} and V^- to ground (Figure 22) will prevent




Figure 19. Overvoltage Protection for Inputs




Figure 20a. Overvoltage Protection for Inputs




Figure 20b. Overvoltage Protection for Inputs

power supply reversal from occuring when an input source is applied to the analog MUX before power is applied to the device. Power supply reversal occurs, for example, if the input is pulled below V $^-$. V_{CC} will then pull a diode drop below ground which could cause the device not to power up properly. Likewise, if the input is pulled above V_{CC}, V^- will be pulled a diode drop above ground. If no inputs are present on the MUX, the Schottky diodes are not required if V^- is applied first then V_{CC} .

Because a unique input protection structure is used on the digital input pins, the signal levels on these pins can exceed the device V_{CC} without damaging the device.





Figure 22. Power Supply Reversal

A "Quick Look" Circuit for the LTC1294/6


Users can get a quick look at the function and timing of the LTC1294/6 by using the following simple circuit (Figure 23). V_{REF} is tied to V_{CC} . D_{IN} is tied high which means V_{IN} should be applied to the CH7 with respect to COM. A

Unipolar conversion is requested and the data is output MSB first. \overline{CS} is driven at 1/64 the clock rate by the CD4520 and D_{OUT} outputs the data. The output data from the D_{OUT} pin can be viewed on an oscilloscope that is set up to trigger on the falling edge of \overline{CS} (Figure 24).




TYPICAL APPLICATIONS

Digitally Linearized Platinum RTD Signal Conditioner



TYPICAL APPLICATIONS

Micropower, 5000V Opto-Isolated, Multichannel,12-Bit Data Acquisition System is Accessed Once Every Two Seconds






SECTION 7—VOLTAGE REFERENCES





SECTION 7—VOLTAGE REFERENCES 7-2 INDEX 7-2 SELECTION GUIDES 7-3 PROPRIETARY PRODUCTS 17-6 LT1027, Precision 5V Reference 7-6 LT1431, Programmable Reference 7-13





VOLTAGE REFERENCE SELECTION GUIDE

MILITARY

VOLTAGE V _Z (V)	VOLTAGE TOLERANCE MAXIMUM T _A = 25°C	PART NUMBER	TEMPERATURE DRIFT, ppm/°C OR mV CHANGE	OPERATING CURRENT RANGE (OR SUPPLY CURRENT)	PACKAGE TYPE	IMPORTANT FEATURES
1.235	±0.32%	LT1004M-1.2	20ppm (typ)	10μA to 20mA	Н	Micropower
1.200	±1%	LM185-1.2	20ppm (typ)	10µA to 20mA	Н	Micropower
	±1%	LT1034BM-1.2	20ppm (max)	20μA to 20mA	1425V (Low TC Micropower with 7V Aux Reference
	±1%	LT1034M-1.2	40ppm (max)	20μA to 20mA	.0.T H	Low TC Micropower with 7V Aux Reference
2.5	±0.5%	LT1004M-2.5	20ppm (typ)	20μA to 20mA	*LH1034B	Micropower
	±0.2%	LT1009M	18mV (max)	400μA to 10mA	*[H1034-	Precision
	±0.05%	LT1019AM-2.5	10ppm (max)	1.0mA	-some Har	Precision Bandgap
	±0.2%	LT1019M-2.5	25ppm (max)	1.2mA	дары Н	Precision Bandgap
	±1%	LT1034BM-2.5	20ppm (max)	20μA to 20mA	1-888-1	Low TC Micropower with 7V Aux Reference
	±1%	LT1034M-2.5	40ppm (max)	20μA to 20mA	H N VA C	Low TC Micropower with 7V Aux Reference
	±2%	LM136-2.5	18mV (max)	400μA to 10mA	Н	General Purpose
	±1%	LM136A-2.5	18mV (max)	400μA to 10mA	H	General Purpose
	±1.5%	LM185-2.5	20ppm (typ)	20μA to 20mA	.O.T H	Micropower
	±1%	LT580S	55ppm (max)	1.5mA	nemet	3 Terminal Low Drift
	±0.4%	LT580T	25ppm (max)	1.5mA	Н	3 Terminal Low Drift
	±0.4%	LT580U	10ppm (max)	1.5mA	H	3 Terminal Low Drift
4.5	± 0.05%	LT1019AM-4.5	10ppm (max)	1.0mA	Н	Precision Bandgap
	±0.2%	LT1019M-4.5	25ppm (max)	1.2mA	H.	Precision Bandgap
5.0	±0.05%	LT1019AM-5	10ppm (max)	1.0mA	Н	Precision Bandgap
	±0.2%	LT1019M-5	25ppm (max)	1.2mA	H	Precision Bandgap
	±1%	LT1021BM-5	5ppm (max)	1.2mA	H1034-1	Very Low Drift
	± 0.05%	LT1021CM-5	20ppm (max)	1.2mA	H280K	Very Tight Initial Tolerance
	±1%	LT1021DM-5	20ppm (max)	1.2mA	-SIEBERH II	Low Cost, High Performance
	±0.2%	LT1029AM	20ppm (max)	700μA to 10mA	- Garrini	Precision Bandgap
	±1%	LT1029M	40ppm (max)	700µA to 10mA	e.assiH i=	Precision Bandgap
	±0.3%	REF02A	8.5ppm (max)	1.4mA	H, J	Precision Bandgap
	±0.5%	REF02	25ppm (max)	1.4mA	H, J	Precision Bandgap
6.9	±3%	LM129A	10ppm (max)	600μA to 15mA	Н	Low Drift
	±3%	LM129B	20ppm (max)	600μA to 15mA	DVGH	Low Drift
	±3%	LM129C	50ppm (max)	600μA to 15mA	Н	Low Cost
6.95	±2%	LM199A	0.5ppm (max) -55°C to +85°C 10ppm (max) -85°C to +125°C	500μA to 10mA	H T.C.	Ultra Low Drift
	±2%	LM199	1ppm (max) -55°C to +85°C 15ppm (max) +85°C to +125°C	500μA to 10mA	LTH019C-	Ultra Low Drift
7.0	±0.7%	LT1021BM-7	5ppm (max)	1.0mA	H	Low Drift/Noise, Exc Stabilit
	±0.7%	LT1021DM-7	20ppm (max)	1.0mA	D VOH	Low Cost, High Performanc
10.0	±0.05%	LT1019AM-10	10ppm (max)	1.0mA	Н	Precision Bandgap
	±0.2%	LT1019M-10	25ppm (max)	1.2mA	DT H	Precision Bandgap
	±0.5%	LT1021BM-10	5ppm (max)	1.7mA	Н	Very Low Drift
	± 0.05%	LT1021CM-10	20ppm (max)	1.7mA	H	Very Tight Initial Tolerance
	±0.5%	LT1021DM-10	20ppm (max)	1.7mA	-CTH027D-	Low Cost, High Performance
	±0.05%	LT1031BM	5ppm (max)	1.7mA	-JTS0HTJ	Very Low Drift
	±0.1%	LT1031CM	15ppm (max)	1.7mA	-OFSOHT J	Very Tight Initial Tolerance
	±0.2%	LT1031DM	25ppm (max)	1.7mA	a penHr	Low Cost, High Performance
	±0.3%	LT581J	30ppm (max)	1.0mA	H	3 Terminal Low Drift
	±0.1%	LT581T	15ppm (max)	1.0mA	H.	3 Terminal Low Drift
	±0.05%	LH0070-2	6.7ppm (max)	5.0mA	H	Low Drift
	±0.1%	LH0070-1	17ppm (max)	5.0mA	H30 H79	Good Initial Tolerance
	±0.1%	LH0070-0	33ppm (max)	5.0mA	-BISOHT J	Low Cost, High Performance
	±0.3%	REF01A	8.5ppm (max)	1.4mA	H, J	Precision Bandgap
	±0.5%	REF01	25ppm (max)	1.4mA	H, J	Precision Bandgap
				-020-2217	320-338	



VOLTAGE REFERENCE SELECTION GUIDE

COMMERCIAL

VOLTAGE V _Z (V)	VOLTAGE TOLERANCE MAXIMUM T _A = 25°C	PART NUMBER	TEMPERATURE DRIFT, ppm/°C OR mV CHANGE	OPERATING CURRENT RANGE (OR SUPPLY CURRENT)	PACKAGE TYPE	IMPORTANT FEATURES	
1.235	±0.32% ±1%	LT1004C-1.2 LT1034BC-1.2	20ppm (typ) 20ppm (max)	10μA to 20mA 20μA to 20mA	H, S, Z H, S, Z	Micropower Low TC Micropower with	
	±1%	LT1034C-1.2	40ppm (max)	20μA to 20mA	H, S, Z	7V Aux Reference Low TC Micropower with 7V Aux Reference	M
finb wo	±2% ±1%	LM385-1.2 LM385B-1.2	20ppm (typ) 20ppm (typ)	15μA to 20mA 15μA to 20mA	H, Z H, Z	Micropower Micropower	d yns
2.5	±0.8%	LT1004C-2.5	20ppm (tvp)	20µA to 20mA	H, S, Z	Micropower	art III
BOIVEL	±0.2%	LT1009C	6mV (max)	400μA to 10mA	H, Z	Precision	wetu
-bt-0 b	±0.4%	LT1009S8	25ppm (max)	400μA to 20mA	S	Precision	Henry
100 100	±0.05%	LT1019AC-2.5	5ppm (max)	1.0mA	H, N	Precision Bandgap	HIDAY.
nis mos	±0.2%	LT1019C-2.5	20ppm (max)	1.2mA	H, N, S	Precision Bandgap	erene
	±1%	LT1034BC-2.5	20ppm (max)	20μA to 20mA	H, S, Z	Low TC Micropower with	ania.
DATESTINE		hineria laward in		14		7V Aux Reference	BOIL
ddytran	±1%	LT1034C-2.5	40ppm (max)	20μA to 20mA	H, S, Z	Low TC Micropower with 7V Aux Reference	Heaz
Mayno)	±4%	LM336-2.5	6mV (max)	400μA to 10mA	H, Z	General Purpose	1229
Anni mod	±2%	LM336B-2.5	6mV (max)	400μA to 10mA	H, Z	General Purpose	
100 180	±3%	LM385-2.5	20ppm (typ)	20μA to 20mA	H, Z	Micropower	
reionita	±1.5%	LM385B-2.5	20ppm (typ)	20μA to 20mA	H, Z	Micropower	
	±3%	LT580J	85ppm (max)	1.5mA	Н	3 Terminal Low Drift	1000
	±1%	LT580K	40ppm (max)	1.5mA	Н	3 Terminal Low Drift	1.00
	±0.4%	LT580L	25ppm (max)	1.5mA	Н	3 Terminal Low Drift	
neteriora	±0.4%	LT580M	10ppm (max)	1.5mA	Н	3 Terminal Low Drift	n at
4.5	±0.05%	LT1019AC-4.5	5ppm (max)	1.2mA	H, N	Precision Bandgap	101-1
Marks C	±0.2%	LT1019C-4.5	20ppm (max)	1.2mA	H, N, S	Precision Bandgap	Bayı
5.0	±0.05%	LT1019AC-5	5ppm (max)	1.2mA	H, N	Precision Bandgap	53916
	±0.2%	LT1019C-5	20ppm (max)	1.2mA	H, N, S	Precision Bandgap	Rine Y
	±1%	LT1021BC-5	5ppm (max)	1.2mA	H, N	Very Low Drift	
	±0.05%	LT1021CC-5	20ppm (max)	1.2mA	H, N	Very Tight Initial Tolerance	
Maria Company	±1%	LT1021DC-5	20ppm (max)	1.2mA	H, J, N, S	Low Cost, High Performance	other a
	± 0.05%	LT1027C	3ppm (max)	2mA	N, H	Precision, Dynamics	
	± 0.05%	LT1027D	5ppm (max)	2mA	N, H	Precision, Dynamics	940
	± 0.1%	LT1027E	7.5ppm (max)	2mA	N, H	Precision, Dynamics	W. L.
	±0.2%	LT1029AC	20ppm (max)	700μA to 10mA	H, Z	Precision Bandgap	
	±1%	LT1029C	34ppm (max)	700μA to 10mA	H, Z	Precision Bandgap	
1	±1%	REF02C	65ppm (max)	1.6mA	H, J, N	Precision Bandgap	The second
	±2%	REF02D	250ppm (max)	2.0mA	H, J, N	Bandgap	1
	±0.3%	REF02E	8.5ppm (max)	1.4mA	H, J, N	Precision Bandgap	
	±0.5%	REF02H	25ppm (max)	1.4mA	H, J, N	Precision Bandgap	
6.9	±3%	LM329A	10ppm (max)	600μA to 15mA	H, Z	Low Drift	
	±5%	LM329B	20ppm (max)	600μA to 15mA	H, Z	Low Drift	
	±5%	LM329C	50ppm (max)	600μA to 15mA	H, Z	General Purpose	
	±5%	LM329D	100ppm (max)	600μA to 15mA	H, Z	General Purpose	
	±4%	LTZ1000	0.1ppm	4mA	ада Н	Ultra Low Drift, 2ppm Long Term Stability*	
6.95	±5%	LM399	2ppm (max)	500μA to 10mA	Н	Ultra Low Drift	
	±5%	LM399A	1ppm (max)	500µA to 10mA	Н	Ultra Low Drift	
7.0	±0.7% ±0.7%	LT1021BC-7 LT1021DC-7	5ppm (max) 20ppm (max)	1.0mA 1.0mA	H, N H, N, S	Low Drift/Noise, Exc Stability Low Cost, High Performance	
10.0	± 0.05%	LT1019AC-10	5ppm (max)	1.2mA	H, N	Precision Bandgap	17
	± 0.2%	LT1019C-10	20ppm (max)	1.2mA	H, N, S	Precision Bandgap	
	± 0.5%	LT1021BC-10	5ppm (max)	1.7mA	H, N	Very Low Drift	
	± 0.05%	LT1021CC-10	20ppm (max)	1.7mA	H, N	Very Tight Initial Tolerance	19
180 1	± 0.5%	LT1021DC-10	20ppm (max)	1.7mA	H, N, S	Low Cost, High Performance	A Roma
	± 0.05%	LT1021BC-10	5ppm (max)	1.7mA	H, N, S	Very Low Drift	
	± 0.1%	LT1031CC	15ppm (max)	1.7mA	Н	Very Tight Initial Tolerance	
DE SPECIAL PROPERTY OF THE PERTY OF THE PERT	± 0.2%	LT1031DC	25ppm (max)	1.7mA	H	Low Cost, High Performance	1
	±0.2% ±0.3%	LT581J	30ppm (max)	1.7MA 1.0mA	H	3 Terminal Low Drift	
111-23	±0.1%	LT581K	15ppm (max)	1.0mA	Н	3 Terminal Low Drift	
	±1%	REF01C	65ppm (max)	1.6mA	H, J, N	Precision Bandgap	
	± 1% ± 0.3%	REF01E	8.5ppm (max)	1.6mA 1.4mA	H, J, N H, J, N	Precision Bandgap Precision Bandgap	

^{*}LTZ1000 requires external control and biasing circuits.





Precision 5V Reference

FEATURES

- Very Low Drift 2ppm/°C Max TC
- Pin Compatible with LT1021-5, REF-02
- Output Sources 15mA, Sinks 10mA
- Excellent Transient Response Suitable for A-to-D Reference Inputs
- Noise Reduction Pin
- Excellent Long-Term Stability
- Less Than 1ppm p-p Noise (0.1Hz to 10Hz)

APPLICATIONS

- A-to-D and D-to-A Converters
- Digital Voltmeters
- Reference Standard
- Precision Current Source


DESCRIPTION

The LT1027 is a precision reference with extra-low drift, superior accuracy, excellent line and load regulation and low output impedance at high frequency. This device is intended for use in 12- to 16-bit A-to-D and D-to-A systems where demanding accuracy requirements must be met without the use of power-hungry heated-substrate references. The fast-settling output recovers quickly from load transients such as those presented by A-to-D converter reference inputs. The LT1027 brings together both outstanding accuracy and temperature coefficient specifications.


The LT1027 reference is based on LTC's proprietary advanced sub-surface zener bipolar process which eliminates noise and stability problems associated with surface-breakdown devices.

TYPICAL APPLICATION

Supplying V_{REF} and V_{CC} to the LTC1290 12-bit ADC




Output Voltage



ABSOLUTE MAXIMUM RATINGS

Supply Voltage (V _{IN})	40V
Input-Output Voltage Differential	
Output to Ground Voltage	
V _{TRIM} to Ground Voltage	
Positive	5V
Negative	0.3V
Output Short Circuit Duration	
V _{IN} > 20V	10 sec.
V _{IN} ≤ 20V	
Operating Temperature Range	
	-55°C to 125°C
LT1027M LT1027C	0°C to 70°C
Storage Temperature Range	
All Devices	
Lead Temperature (Soldering, 10 sec.).	

PACKAGE/ORDER INFORMATION



^{*} CONNECTED INTERNALLY. DO NOT CONNECT EXTERNAL CIRCUITRY TO THESE PINS.

ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{IN} = 10V$, $I_{LOAD} = 0$, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	200	MIN	TYP	MAX	UNITS
V _{OUT}	Output Voltage (Note 1)	LT1027A LT1027B, C, D LT1027E	SWI TUSHIO	4.9990 4.9975 4.9950	5.000 5.000 5.000	5.0010 5.0025 5.0050	V V V
TCV _{OUT}	Output Voltage Temperature Coefficient (Note 2)	LT1027A, B LT1027C LT1027D LT1027E	•		1 2 2 3	2 3 5 7.5	ppm/°C ppm/°C ppm/°C ppm/°C
OR THE ST	Line Regulation (Note 3)	8V ≤ V _{IN} ≤ 10V	•	accent.	6	12 25	ppm/V ppm/V
		$10V \le V_{IN} \le 40V$			3	6 8	ppm/V ppm/V
	Load Regulation (Note 3)	Sourcing Current 0 ≤ I _{OUT} ≤ 15mA			3	6 8	ppm/mA ppm/mA
		Sinking Current $0 \ge I_{OUT} \ge -10 \text{mA}$			30	50 100	ppm/mA ppm/mA

ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{IN} = 10V$, $I_{LOAD} = 0$, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	anger of	MIN TYP	MAX	UNITS
14	Supply Current	V86	•	1.8	2.4 2.8	mA mA
H	V _{TRIM} Adjust Range	A second	•	±30 ±50	und Vella	mV mV
en	Output Noise (Note 4)	0.1Hz ≤ f ≤ 10Hz	124.00	3		μVp-р
	H102730	10Hz ≤ f ≤ 1kHz		2.0	4.0	μV _{RMS}
Hal	Temperature Hysteresis	H package; ΔT = 25°C		10		ppm
HW	Long Term Stability	H package	-	20	warehouse V	ppm/month


The \bullet denotes specifications which apply over the operating temperature range.

Note 1: Output voltage is measured immediately after turn-on. Changes due to chip warm-up are typically less than 0.005%.

Note 2: Temperature coefficient is determined by the "box" method in which the maximum ΔV_{OLIT} over the temperature range is divided by ΔT .


Note 3: Line and load regulation measurements are done on a pulse basis. Output voltage changes due to die temperature change must be taken into account separately. Package thermal resistance is 150°C/W for T0-5 (H), 130°C/W for plastic DIP (N8), and 180°C/W for plastic SOIC (S8). Note 4: RMS noise is measured with an 8-pole bandpass filter with a center frequency of 30Hz and a Q of 1.5. The filter output is then rectified and integrated for a fixed time period, resulting in an average, as opposed to RMS voltage. A correction factor is used to convert average to RMS. This value is then used to obtain RMS noise voltage in the 10Hz to 1000Hz frequency band. This test also screens for low-frequency "popcorn" noise within the bandwidth of the filter. Consult factory for 100% 0.1Hz to 10Hz noise testing.

TYPICAL PERFORMANCE CHARACTERISTICS




TYPICAL PERFORMANCE CHARACTERISTICS


Start-Up and Turn-Off (No Load)




Start-Up and Turn-Off



Quiescent Current







-1600

-10 -8 -6 -4 -2

Line Regulation



Output Noise Voltage Density





LT1027 G8

Output Settling Time (Sourcing) Output Settling Time (Sinking)


Sink Source

I_{OUT} (mA)






0.1Hz to 10Hz Output Noise Filtering = 1 zero at 0.1Hz 2 poles at 10Hz



Effect of Reference Drift on System Accuracy

A large portion of the temperature drift error budget in many systems is the system reference voltage. This graph indicates the maximum temperature coefficient allowable if the reference is to contribute no more than 1/2LSB error to the overall system performance. The example shown is a 12-bit system designed to operate over a temperature range from 25°C to 65°C. Assuming the system calibration is performed at 25°C, the temperature span is 40°C. It can be seen from the graph that the temperature coefficient of the reference must be no worse than 3ppm/°C if it is to contribute less than 1/2LSB error. For this reason, the LT1027 has been optimized for low drift.



Trimming Output Voltage

The LT1027 has an adjustment pin for trimming output voltage. The impedance of the V_{ADJ} pin is about $20k\Omega$ with an open circuit voltage of 2.5V. A $\pm 30mV$ guaranteed trim range is achievable by tying the V_{ADJ} pin to the wiper of a 10k potentiometer connecting between the output and ground. Trimming output voltage does not affect the TC of the device.

Noise Reduction

The positive input of the internal scaling amplifier is brought out as the Noise Reduction (NR) pin. Connecting a $1\mu F$ Mylar capacitor between this pin and ground will reduce the wideband noise of the LT1027 from $2.0\mu V_{RMS}$

to approximately $1.2\mu V_{RMS}$ in a 10Hz to 1kHz bandwidth. Transient response is not affected by this capacitor. Startup settling time will increase to several milliseconds due to the $7k\Omega$ impedance looking into the NR pin. The capacitor must be a low-leakage type. Electrolytics are not suitable for this application. Just 100nA leakage current will result in a 150ppm error in output voltage. This pin is the most sensitive pin on the device. For maximum protection a guard ring is recommended. The ring should be driven from a resistive divider from V_{OUT} set to 4.4V (the open circuit voltage on the NR pin).

Transient Response

The LT1027 has been optimized for transient response. Settling Time is under $2\mu s$ when an AC-coupled 10mA load transient is applied to the output. The LT1027 achieves fast settling by using a class B NPN/PNP output stage. When sinking current, the device may oscillate with capacitive loads greater than 100pF. The LT1027 is stable with all capacitive loads when at no DC load or when sourcing current, although for best settling time either no output bypass capactor or a $4.7\mu F$ tantalum unit is recommended. An $0.1\mu F$ ceramic output capacitor will *maximize output ringing* and is *not* recommended.

Kelvin Connections

Although the LT1027 does not have true force-sense capability, proper hook-up can improve line loss and ground loop problems significantly. Since the ground pin of the LT1027 carries only 2mA, it can be used as a low-side sense line, greatly reducing ground loop problems on the low side of the reference. The V_{OUT} pin should be close to the load or connected via a heavy trace as the resistance of this trace directly affects load regulation. It is important to remember that a 1.22mV drop due to trace resistance is equivalent to a 1LSB error in a 5VFS, 12-bit system.

The circuits in Figures 1 and 2 illustrate proper hook-up to minimize errors due to ground loops and line losses. Losses in the output lead can be further reduced by adding a PNP boost transistor if load current is 5mA or higher. R2 can be added to further reduce current in the output sense load.






Figure 2. Driving Higher Load Currents

APPLICATION CIRCUITS




Operating 5V Reference from 5V Supply




*FOR HIGHER FREQUENCIES C1 AND C2 MAY BE DECREASED.
**PARALLEL GATES FOR HIGHER REFERENCE CURRENT LOADING.

LT1027 AC03

EQUIVALENT SCHEMATIC







Programmable Reference

FEATURES

- Guaranteed 0.4% Initial Voltage Tolerance
- 0.1Ω Typical Dynamic Output Impedance
- Fast Turn-On
- Sink Current Capability, 1mA to 100mA
- Low Ref Pin Current

APPLICATIONS

- Linear Regulators
- Adjustable Power Supplies
- Switching Power Supplies

DESCRIPTION

The LT1431 is an adjustable shunt voltage regulator with 100mA sink capability, 0.4% initial reference voltage tolerance, and 0.3% typical temperature stability. On-chip divider resistors allow the LT1431 to be configured as a 5V shunt regulator, with 1% initial voltage tolerance and requiring no additional external components. By adding two external resistors, the output voltage may be set to any value between 2.5V and 36V. The nominal internal current limit of 100mA may be decreased by including one external resistor.

A simplified three pin version, the LT1431CZ/IZ, is available for applications as an adjustable reference and is pin compatible with the TL431.

TYPICAL APPLICATION

Isolated 5V Regulator

Vin SWITCHING REGULATOR

REF GND-F GND-F GND-S


CT1431-TA01

ABSOLUTE MAXIMUM RATINGS

V+, V _{COLLECTOR}	36V
VCOMP, RTOP, RMID, VREF	
GND-F to GND-S	
Ambient Temperature Range	
LT1431M	55°C to 125°C
LT1431I	
LT1431C	0°C to 70°C

Junction Temperature Range		
LT1431M	-55°C to	150°C
LT1431I	-40°C to	100°C
LT1431C	0°C to	100°C
Storage Temperature Range	-65°C to	150°C
Lead Temperature (Soldering, 10 sec.)		

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $I_K = 10$ mA, unless otherwise specified (Note 1).

SYMBOL	PARAMETER	CONDITIONS			LT1431M/I MIN TYP MAX			LT1431C MIN TYP MAX		
V _{REF}	Reference Voltage	$V_{KA} = 5V, I_K = 2mA, (Note 2)$		2490 2465	2500	2510 2535	2490 2480	2500	2510 2520	mV mV
$\Delta V_{REF}/\Delta T$	Reference Drift	$V_{KA} = 5V$, $I_K = 2mA$		Lilet	50			30		ppm/°C
$\frac{\Delta V_{REF}}{\Delta V_{KA}}$	Voltage Ratio, Reference to Cathode (Open Loop Gain)	$I_K = 2mA$, $V_{KA} = 3V$ to 36V	•		0.2	0.5		0.2	0.5	mV/V
I _{REF}	Reference Input Current	V _{KA} = 5V, T _A = 25°C	•		0.2	1 1.5		0.2	1.2	μA μA
I _{MIN}	Minimum Operating Current	V _{KA} = V _{REF} to 36V	1 4		0.6	1		0.6	1	mA
I _{OFF}	Off-State Cathode Current	$V_{KA} = 36V, V_{REF} = 0V$	•			1 15	SHINE		1 2	μA μA
ILEAK	Off-State Collector Leakage Current	$V_{COLL} = 36V, V^{+} = 5V, V_{REF} = 2.4V$				1			1	μА
				3		5			2	μΑ
ZKA	Dynamic Impedance	$V_{KA} = V_{REF}$, $I_K = 1$ mA to 100mA, $f \le 1$ kHz				0.2			0.2	Ω
I _{LIM}	Collector Current Limit	$V_{KA} = V_{REF} + 50 \text{mV}$		80		360	100		260	mA
	5V Reference Output	Internal Divider Used, I _K = 2mA		4950	5000	5050	4950	5000	5050	mV


The $\ensuremath{\bullet}$ denotes specifications which apply over the full operating temperature range.


Note 1: V_{KA} is the cathode voltage of the LT1431CZ/IZ and corresponds to V⁺ of the LT1431CN8/IN8/MJ8. I_K is the cathode current of the LT1431CZ/IZ and corresponds to $I(V^+) + I_{COLLECTOR}$ of the LT1431CN8/MJ8/IN8.


Note 2: The LT1431 has bias current cancellation which is effective only for $V_{KA} \ge 3V$. A slight ($\approx 2mV$) shift in reference voltage occurs when V_{KA} drops below 3V. For this reason, these tests are not performed at $V_{KA} = V_{RFF}$.





TYPICAL PERFORMANCE CHARACTERISTICS

























TYPICAL PERFORMANCE CHARACTERISTICS



BLOCK DIAGRAM



Pin Functions

Pin 1 COLL: Open collector of the output transistor. The maximum pin voltage is 36V. The saturation voltage at 100mA is approximately 1V.

Pin 2 COMP: Base of the driver for the output transistor. This pin allows additional compensation for complex feedback systems and shutdown of the regulator. It must be left open if unused.

Pin 3 V+: Bias voltage for the entire shunt regulator. The maximum input voltage is 36V and the minimum to operate is equal to V_{REF} (2.5V). The quiescent current is typically 0.6mA.

Pin 4 RTOP: Top of the on-chip 5k-5k resistive divider that guarantees 1% accuracy of operation as a 5V shunt regulator with no external trim. The pin is tied to COLL for self-contained 5V operation. It may be left open if unused. See note on parasitic diodes below.

Pin 5 GND-S: Ground reference for the on-chip resistive divider and shunt regulator circuitry except for the output transistor. This pin allows external current limit of the output transistor with one resistor between GND-F (force) and GND-S (sense).

Pin 6 GND-F: Emitter of the output transistor and substrate connection for the die.

Pin 7 R_{MID}: Middle of the on-chip resistive divider string between R_{TOP} and GND-S. The pin is tied to REF for self-contained 5V operation. It may be left open if unused.

Pin 8 REF: Control pin of the shunt regulator with a 2.5V threshold. If $V^+>3V$, input bias current cancellation reduces lb to 0.2μ A typical.

COMP, R_{TOP} , R_{MID} , and REF have static discharge protection circuits that must not be activated on a continuous basis. Therefore, the absolute maximum DC voltage on these pins is 6V, well beyond the normal operating conditions.

As with all bipolar ICs, the LT1431 contains parasitic diodes which must not be forward biased or else anomalous behavior will result. Pin conditions to be avoided are R_{TOP} below R_{MID} in voltage and any pin below GND-F in voltage (except for GND-S).

The following pin definitions apply to the Z package.

Pin 1 CATHODE: Corresponds to COLL and V+ tied together.

Pin 2 ANODE: Corresponds to GND-S and GND-F tied together.

Pin 3 REF: Corresponds to REF.

Frequency Compensation

As a shunt regulator, the LT1431 is stable for all capacitive loads on the COLL pin. Capacitive loading between $0.01\mu F$ and $18\mu F$ causes reduced phase margin with some ringing under transient conditions. Output capacitors should not be used arbitrarily because output noise is not necessarily reduced.

Excess capacitance on the REF pin can introduce enough phase shift to induce oscillation when configured as a reference >2.5V. This can be compensated with capacitance between COLL and REF (phase lead). More complicated feedback loops may require shaping of the frequency response of the LT1431 with dominant pole or pole-zero compensation. This can be accomplished with a capacitor or series resistor and capacitor between COLL and COMP.


The compensation schemes mentioned above use voltage feedback to stabilize the circuits. There must be voltage gain at the COLL pin for them to be effective, so the COLL pin must see a reasonable AC impedance. Capacitive loading of the COLL pin reduces the AC impedance, voltage gain, and frequency response, thereby decreasing the effectiveness of the compensation schemes, but also decreasing their necessity.


TYPICAL APPLICATIONS


2.5V Reference 3-Pin Package

2.5V Reference 8-Pin Package


5V Reference









Increasing 5V Reference




Programmable Reference with Adjustable Current Limit



PNP Low Dropout 5V Regulator*




yback Converter



TYPICAL APPLICATIONS


12V to 5V Buck Converter with Foldback Current Limit*

Buck Converter Efficiency




Isolated 5V to ± 15V Flyback Converter


Fully Loaded Output Ripple vs Filtering



TYPICAL APPLICATIONS




High Efficiency Buck Converter E = 85 − 89%



LINEAR

SCHEMATIC






SECTION 8—MONOLITHIC FILTERS





SECTION 8—MONOLITHIC FILTERS	
INDEX	8-2
SELECTION GUIDES	8-3
PROPRIETARY PRODUCTS	
LTC1063, Low Offset, Clock Tunable 5th Order Butterworth Lowpass Filter	13-21
LTC1064-2, Low Noise, High Frequency, 8th Order Butterworth Lowpass Filter	8-5
LTC1064-3, Low Noise, High Frequency, 8th Order Linear Phase Lowpass Filter	8-13
LTC1064-4, Low Noise, 8th Order, Clock Sweepable Cauer Lowpass Filter	8-21
LTC1064-7/LTC1164-7/LTC1264-7, Linear Phase, Group Delay Equalized, 8th Order Lowpass Fliters	13-25
LTC1164, Low Power, Low Noise, Quad Universal Filter Building Block	8-29
LTC1164-5, Low Power, Clock Tunable 8th Order Butterworth Lowpass Filter	13-58
LTC1164-6, Low Power, Clock Tunable 8th Order Elliptic Lowpass Filter	13-62
LTC1264-7, Linear Phase, Group Delay Equalized, 8th Order Lowpass Filter	13-84

FILTER SELECTION GUIDE





FILTER SELECTION GUIDE

INTRODUCTION

The LTC family of switched capacitor filters offers the system designer cost effective and space saving alternatives to filter designs implemented with op amps. A single IC filter can be used to replace multiple amplifiers and external capacitors.

Since their center frequencies are set by a stable external clock, switched capacitor filters virtually eliminate the temperature drift problems associated with active RC filter designs. This clock tuning also allows the adjustment of corner frequency over a wide range (greater than 10^6 :1 for the LTC1064 family), permitting one filter to do the job of multiple active RC filters.

LTC's filter offerings include single, dual, triple, and quad block products and range in performance from improved replacements for the industry standard MF5 and MF10, to state-of-the-art products such as the LTC1064/1164/1264 families. The LTC1064/1164/1264 "Dash Series" products are one chip solutions requiring no external components. Our semi-custom programs offer an ASIC solution to high performance or higher volume system needs.

FEATURES

- Clock Tunable Center Frequencies
- Stable, Selectable Clock to Center Frequency Ratios
- Center Frequencies to 300kHz
- Noise Performance As Low As 80µV, Wideband
- Available with Zero DC Offset
- Filter CAD Program Available for Low-Effort Design
- Available as Universal Filter Blocks, Dedicated Filters, or Semi-Custom Fixed Filters
- Improved Replacements for Industry Standard MF5 and MF10
- Available in Surface Mount Packages

APPLICATIONS

- Antialiasing Filters
- Telecom Filters
- Spectral Analysis
- DSP
- Loop Filters (mothod & NEWSELF) \$301000
- Audio

PART NUMBER	# SECTIONS	f _o MAX	f _o /f _{CLK}	TCfo	SO PKG	PIN COUNT	FEATURES
LTC1059	1 986	40kHz	100, 50:1	5ppm/°C	Υ	14	Low Noise, Low Crosstalk, Universal Filter Block
LTC1060	2	20kHz	100, 50:1	10ppm/°C	Y	20	Improved MF5 Replacement
LTC1061	3	35kHz	100, 50:1	1ppm/°C	Υ	20	Improved MF10 Replacement
LTC1062	2	20kHz	100:1	10ppm/°C	Y	8	Fifth Order Low Pass Filter, No DC Offset
LTC1064	4	140kHz	100, 50:1	1ppm/°C	Υ	24	Universal, Low Noise, Fast Quad Filter
LTC1064-1	4	50kHz	100:1	1ppm/°C	Υ	14	Low Noise, Cauer Lowpass Filter
LTC1064-2	4	140kHz	100, 50:1	1ppm/°C	Υ	14	Low Noise, High Frequency Butterworth Lowpass Filter
LTC1064-3	4	100kHz	150, 75:1	1ppm/°C	Υ	14	Low Noise, Linear Phase Bessel Lowpass Filter
LTC1064-4	4	100kHz	100, 50:1	1ppm/°C	Υ	14	Low Noise, High Speed Cauer Lowpass Filter
LTC1064-7	4	100kHz	100, 50:1	1ppm/°C	Υ	14	Constant Group Delay, Lowpass Filter
LTC1064-XX	4	to 140kHz	100, 50:1	1ppm/°C	Υ	14	Semi-Custom Low Noise, High Speed Filter
LTC1164	4	20kHz	100, 50:1	1ppm/°C	Υ	24	Universal, Low Noise, Low Power, Wide Dynamic Range Filter
LTC1164-5	4	20kHz	100, 50:1	1ppm/°C	Υ	14	Low Power, Butterworth/Bessel Lowpass Filter
LTC1164-7	4	20kHz	100, 50:1	1ppm/°C	Υ	14	Constant Group Delay, Low Power, Lowpass Filter
LTC1164-XX	4	to 20kHz	100, 50:1	1ppm/°C	Υ	14	Semi-Custom Low Noise, Low Power Filter
LTC1264	(80.4)	300kHz	20:1	1ppm/°C	Υ	24	Very High Speed Universal Quad Filter
LTC1264-7	4	250kHz	50, 25:1	1ppm/°C	Y	14	Constant Group Delay, High Speed, Lowpass Filter





ECHNOLOGY Low Noise, High Frequency, 8th Order Butterworth Lowpass Filter

FEATURES

- 8th Order Filter in a 14-Pin Package
- 140kHz Maximum Corner Frequency
- No External Components
- 50:1 and 100:1 Clock to Cutoff Frequency Ratio
- 80µV_{RMS} Total Wideband Noise
- 0.03% THD or Better
- Operates from ± 2.37V to ± 8V Power Supplies

APPLICATIONS

- Antialiasing Filters
- Smoothing Filters
- Tracking High Frequency Lowpass Filters

DESCRIPTION


The LTC1064-2 is a monolithic 8th order lowpass Butterworth filter, which provides a maximally flat passband. The attenuation slope is — 48dB/octave and the maximum attenuation is in excess of 80dB. An external TTL or CMOS clock programs the filter's cutoff frequency. The clock to cutoff frequency ratio is 100:1 (pin 10 at negative supply) or 50:1 (pin 10 at V+). The maximum cutoff frequency is 140kHz. No external components are needed.

The LTC1064-2 features low wideband noise and low harmonic distortion even for input voltages up to 3V_{RMS}. In fact the LTC1064-2 overall performance competes with equivalent multi-op amp RC active realizations. The LTC1064-2 is available in a 14-pin DIP or 16-pin surface mounted SOL package. The LTC1064-2 is fabricated using LTC's enhanced analog CMOS Si-gate process.

The LTC1064-2 is pin compatible with the LTC1064-1.


TYPICAL APPLICATION

8th Order Clock Sweepable Lowpass Butterworth Filter



NOTE: THE POWER SUPPLIES SHOULD BE BYPASSED BY A $0.1 \mu F$ CAPACITOR CLOSE TO THE PACKAGE. THE NC PINS 1, 6, 8, AND 13 SHOULD BE PREFERABLY GROUNDED.

Measured Frequency Response




ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage (V + to V -)	6.5V
Power Dissipation400	
Storage Temperature Range 65°C to 15	50°C
Lead Temperature (Soldering, 10 sec.)	

Operating Temperature Range	
LTC1064-2M	55°C to 125°C
LTC1064-2C	40°C to 85°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS

 $V_S = \pm 7.5 \text{V}$, 100:1, $f_{CLK} = 2 \text{MHz}$, R1 = $10 \text{k}\Omega$, $T_A = 25^\circ$, TTLclock input level, unless otherwise specified.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Passband Gain (Note 1) Gain TempCo - 3dB Frequency Gain at - 3dB Frequency Stopband Attenuation Stopband Attenuation Stopband Attenuation Stopband Attenuation	Referenced to 0dB, 1Hz to 1kHz 100:1 50:1 Referenced to 0dB, f _{IN} = 20kHz At 1.5f3dB, 50:1, f _{IN} = 60kHz At 2f3dB, 100:1, f _{IN} = 40kHz At 3f3dB, 100:1, f _{IN} = 60kHz At 4f3dB, 100:1, f _{IN} = 60kHz	•	- 0.5 - 24 - 44	0.0002 20 40 -3 -27 -47 -74 -90	0.15	dB/°C kHz kHz dB dB dB dB
Input Frequency Range	100:1 50:1		0		<f<sub>CLK/2 <f<sub>CLK</f<sub></f<sub>	kHz kHz
Output Voltage Swing and Operating Input Voltage Range	$V_S = \pm 2.37V$ $V_S = \pm 5V$ $V_S = \pm 7.5V$	•	±1.1 ±3.1 ±5.0	ck Sweeps terwarth Fi	ith Order Clo .owpass But	V
Total Harmonic Distortion	$V_S = \pm 5V$, Input = $1V_{RMS}$ at 1kHz $V_S = \pm 7.5V$, Input = $3V_{RMS}$ at 1kHz			0.015 0.03		% %
Wideband Noise	$V_S = \pm 5V$, Input = GND 1Hz-1.99MHz $V_S = \pm 7.5V$, Input = GND 1Hz-1.99MHz		certos -	80 90	mail-	μV _{RMS} μV _{RMS}
Output DC Offset (Note 1) Output DC Offset TempCo	$V_S = \pm 7.5V$ $V_S = \pm 5V$			±30 ±90	± 125	mV μV/°C
Input Impedance	The second second		10	20		kΩ
Output Impedance	f _{OUT} = 10kHz			2		Ω
Output Short Circuit Current	Source/Sink			3/1		mA
Clock Feedthrough			RIV.	200		μV _{RMS}
Maximum Clock Frequency	50% Duty Cycle, $V_S = \pm 5V$ 50% Duty Cycle, $T_A = 25^{\circ}C$, $V_S = \pm 7.5V$				5 7	MHz MHz
Power Supply Current	$\begin{split} &V_{S}=\pm 2.37V, f_{CLK}=1MHz \\ &V_{S}=\pm 5V, f_{CLK}=1MHz \\ &V_{S}=\pm 7.5V, f_{CLK}=1MHz \end{split}$		yk dassuer a Täuren	11 14 17	22 23 26 28 32	mA mA mA mA
Power Supply Voltage Range		•	± 2.37	-	±8	V

The ● denotes the specifications which apply over the full operating temperature range.


Note 1: For tighter specifications contact LTC Marketing.




8

TYPICAL PERFORMANCE CHARACTERISTICS


Graph 1. Amplitude Response




Graph 2. Phase Response




Graph 3. Group Delay vs Frequency




Graph 4. Phase vs f _ 3dB Frequency




Graph 5. Phase Matching




Graph 6. Noise Spectral Density




Graph 7. Harmonic Distortion vs Frequency



Graph 8. Harmonic Distortion vs Amplitude



Graph 9. Power Supply vs Current





Graph 10. Amplitude Response with Pin 10 at Ground




Table 1. Gain/Delay, f $_{-3dB}$ = 1kHz, LTC1064-2 Typical Response V $_{\rm S}$ = \pm 5V, T $_{\rm A}$ = 25°C f $_{\rm CLK}$ = 50kHz, Ratio = Pin 10 at V $^+$ (fltr 50:1)

Table 2. Gain, f $_{-3dB}$ = 1kHz, LTC1064-2 Typical Response VS = \pm 5V, TA = 25°C f_{CLK} = 50kHz, Ratio = Pin 10 at V $^+$ (fltr 50:1)

FREQUENCY	GAIN	DELAY
0.200kHz	-0.247dB	0.857ms
0.300kHz	-0.270dB	0.872ms
0.400kHz	- 0.290dB	0.893ms
0.500kHz	- 0.300dB	0.929ms
0.600kHz	- 0.320dB	0.983ms
0.700kHz	-0.370dB	1.071ms
0.800kHz	- 0.520dB	1.210ms
0.900kHz	- 1.200dB	1.364ms
1.000kHz	- 3.380dB	1.381ms
1.100kHz	- 7.530dB	1.192ms
1.200kHz	- 12.670dB	0.935ms

Table 3. Gain/Delay, $f_{-3dB}=1kHz$, LTC1064-2 Typical Response $V_S=\pm5V$, $T_A=25^{\circ}C$ $f_{CLK}=100kHz$, Ratio = Pin 10 at V^- (fltr 100:1)

FREQUENCY	GAIN	DELAY
0.200kHz	- 0.213dB	0.821ms
0.300kHz	-0.240dB	0.837ms
0.400kHz	-0.260dB	0.858ms
0.500kHz	-0.280dB	0.893ms
0.600kHz	-0.310dB	0.947ms
0.700kHz	-0.370dB	1.034ms
0.800kHz	- 0.530dB	1.172ms
0.900kHz	- 1.200dB	1.325ms
1.000kHz	-3.370dB	1.346ms
1.100kHz	-7.500dB	1.158ms
1.200kHz	- 12.640dB	0.899ms

GAIN
- 0.298dB
- 3.380dB
- 27.500dB
- 47.200dB
-63.300dB
- 75.190dB
- 86.100dB
- 95.310dB
- 104.240dB
- 109.650dB
- 121.930dB
- 123.920dB
- 114.150dB
- 116.990dB
- 120.070dB
- 113.470dB
- 130.090dB
- 114.770dB
- 117.760dB

Table 4. Gain, $f_{-3dB}=1kHz$, LTC1064-2 Typical Response $V_S=\pm5V$, $T_A=25^{\circ}C$ $f_{CLK}=100kHz$, Ratio = Pin 10 at V^- (filtr 100:1)

FREQUENCY	GAIN
0.500kHz	-0.279dB
1.000kHz	-3.370dB
1.500kHz	- 27.500dB
2.000kHz	- 47.200dB
2.500kHz	-62.300dB
3.000kHz	-75.130dB
3.500kHz	-86.090dB
4.000kHz	-95.210dB
4.500kHz	- 103.030dB
5.000kHz	- 108.690dB
5.500kHz	- 114.830dB
6.000kHz	- 120.540dB
6.500kHz	- 114.750dB
7.000kHz	- 116.430dB
7.500kHz	- 120.790dB
8.000kHz	- 121.290dB
8.500kHz	- 119.970dB
9.000kHz	- 120.020dB
9.500kHz	- 125.170dB

Table 5. Gain, f_{-3dB} = 20kHz, LTC1064-2 Typical Response $V_S = \pm 7.5V$, T_A = 25°C f_{CLK} = 1MHz, Ratio = Pin 10 at V $^+$ (fltr 50:1)

FREQUENCY	GAIN
10.000kHz	- 0.308dB
20.000kHz	-3.350dB
30.000kHz	- 27.400dB
40.000kHz	- 47.100dB
50.000kHz	-62.300dB
60.000kHz	-74.890dB
70.000kHz	- 85.430dB
80.000kHz	- 95.070dB
90.000kHz	- 103.150dB
100.000kHz	- 108.700dB
110.000kHz	- 107.520dB
120.000kHz	- 108.030dB
130.000kHz	- 104.990dB
140.000kHz	- 106.090dB
150.000kHz	- 105.320dB

Table 6. Gain, $f_{-3dB}=140kHz$, LTC1064-2 Typical Response $V_S=\pm 7.5V$, $T_A=25^{\circ}C$ $f_{CLK}=7MHz$, Ratio = Pin 10 at V $^+$ (fltr 50:1)

FREQUENCY	GAIN
50.000kHz	- 0.238dB
60.000kHz	-0.140dB
70.000kHz	0.050dB
80.000kHz	0.350dB
90.000kHz	0.810dB
100.000kHz	1.450dB
110.000kHz	2.110dB
120.000kHz	1.830dB
130.000kHz	-0.700dB
140.000kHz	- 4.840dB
150.000kHz	- 9.350dB
160.000kHz	- 13.690dB
170.000kHz	- 17.760dB
180.000kHz	- 21.600dB
190.000kHz	- 25.200dB
200.000kHz	- 28.500dB
210.000kHz	-31.800dB
220.000kHz	- 34.800dB
230.000kHz	-37.700dB
240.000kHz	- 40.500dB
250.000kHz	- 43.200dB
260.000kHz	- 45.700dB
270.000kHz	- 48.200dB
280.000kHz	- 50.500dB
290.000kHz	- 52.700dB
300.000kHz	-54.900dB

Ω

Table 7. Gain for Non-Butterworth Response (Pin 10 to GND) LTC1064-2 Typical Response $V_S = \pm 5V$, $T_A = 25^{\circ}C$ $f_{CLK} = 100 kHz$

FREQUENCY	GAIN
0.500kHz	-0.012dB
1.000kHz	1.240dB
1.500kHz	- 14.690dB
2.000kHz	- 28.600dB
2.500kHz	- 41.100dB
3.000kHz	- 52.500dB
3.500kHz	-62.800dB
4.000kHz	-71.500dB
4.500kHz	-79.370dB
5.000kHz	-86.730dB
5.500kHz	- 93.340dB
6.000kHz	- 99.350dB
6.500kHz	- 105.270dB
7.000kHz	- 113.270dB
7.500kHz	- 114.600dB
8.000kHz	- 114.010dB
8.500kHz	- 122.810dB
9.000kHz	- 122.980dB
9.500kHz	- 119.450dB

PIN DESCRIPTION

Power Supply Pins (4, 12)

The V + (pin 4) and V - (pin 12) should be bypassed with a 0.1μ F capacitor to an adequate analog ground. Low noise, non-switching power supplies are recommended. To avoid latch up when the power supplies exhibit high turn-on transients, a 1N5817 schottky diode should be added from the V + and V - pins to ground, Figures 1, 2 and 3.

Clock Pin (11)

For ±5V supplies the logic threshold level is 1.4V. For ±8V and 0V to 5V supplies the logic threshold levels are 2.2V and 3V respectively. The logic threshold levels vary ±100mV over the full military temperature range. The

recommended duty cycle of the input clock is 50% although for clock frequencies below 500kHz the clock "on" time can be as low as 200ns. The maximum clock frequency for \pm 5V supplies is 4MHz. For \pm 7V supplies and above, the maximum clock frequency is 7MHz. Do not allow the clock levels to exceed the power supplies. For single supply operation \geq 6V use level shifting at pin 11 with T²L levels, see Figure 4.

Analog Ground Pins (3, 5)

For dual supply operation these pins should be connected to a ground plane. For single supply operation both pins should be tied to one half supply, Figure 3.

Connection Pins (7, 14)

A very short connection between pins 14 and 7 is recommended. This connection should be preferably done under the IC package. In a breadboard, use a one inch, or less, shielded coaxial cable; the shield should be grounded. In a PC board, use a one inch trace or less; surround the trace by a ground plane.

Input, Output Pins (2, 9)

The input pin 2 is connected to an $18k\Omega$ resistor tied to the inverting input of an op amp. Pin 2 is protected against static discharge. The device's output, pin 9, is the output of an op amp which can typically source/sink 3/1mA. Although the internal op amps are unity gain stable, driving long coax cables is not recommended.

When testing the device for noise and distortion, the output, pin 9, should be buffered, Figure 1. The op amp power supply wire (or trace) should be connected directly to the

power source. To eliminate switching transients from filter output, buffer filter output with a third order lowpass, see Figure 5.

NC Pins (1, 6, 8, 13)

The "no connection" pins should be preferably grounded. These pins are not internally connected.

Ratio Pin (10)

The DC level at this pin determines the ratio of clock frequency to the -3dB frequency of the filter. The ratio is 50:1 when pin 10 is at V+ and 100:1 when pin 10 is at V-. This pin should be bypassed with a $0.1\mu F$ capacitor to analog ground when it's connected to V- or V+, Figure 1. See Tables 1 through 7 for typical gain and delay responses for the two ratios.




Figure 1. Buffering the Filter Output. The Buffer Op Amp Should Not Share the LTC1064-2 Power Lines.




Figure 2. Using Schottky Diodes to Protect the IC from Transient Supply Reversal.




Figure 3. Single Supply Operation. If Fast Power Up or Down Transients are Expected, Use a 1N5817 Schottky Diode Between Pins 4 and 5. For V⁺ = 5V, Derive the Mid-Supply Voltage with a 7.5k Resistor and an LT1004 2.5V Reference.







Figure 4. Level Shifting the Input T²L Clock for Single Supply Operation ≥ 6V.

Figure 5. Adding an Output Buffer-Filter to Eliminate Any Clock Feedthrough. Passband ± 0.1dB to 50kHz, — 3dB at 94kHz.





DGY Low Noise, High Frequency, 8th Order Linear Phase Lowpass Filter

FEATURES

- 8th Order Filter in a 14-Pin Package
- 95kHz Maximum Corner Frequency
- No External Components
- 75:1, 150:1, and 120:1 Clock to Cutoff Frequency Ratio
- 60µV_{RMS} Total Wideband Noise
- 0.03% THD or Better
- Operates from ± 2.37V to ± 8V Power Supplies
- Low Total Output DC Offset

APPLICATIONS

- Antialiasing Filters
- Smoothing Filters
- Tracking High Frequency Lowpass Filters

DESCRIPTION


The LTC1064-3 is a monolithic 8th order lowpass Bessel filter, which provides a linear phase response over its entire passband. An external TTL or CMOS clock programs the filter's cutoff frequency. The clock to cutoff frequency ratio is 75:1 (pin 10 at V⁺) or 150:1 (pin 10 at V⁻) or 120:1 (pin 10 at GND). The maximum cutoff frequency is 95kHz. No external components are needed.

The LTC1064-3 features low wideband noise and low harmonic distortion even for input voltages up to 3V_{RMS}. In fact the LTC1064-3 overall performance competes with equivalent multiple op amp RC active realizations. The LTC1064-3 is available in a 14-pin DIP or 16-pin surface mounted SOL package. The LTC1064-3 is fabricated using LTC's enhanced analog CMOS Si-gate process.

The LTC1064-3 is pin compatible with the LTC1064-1, -2, and -4.


TYPICAL APPLICATION

8th Order Clock Sweepable Lowpass Bessel Filter



NOTE: THE POWER SUPPLIES SHOULD BE BYPASSED BY A $0.1\mu F$ OR LARGER CAPACITOR CLOSE TO THE PACKAGE. THE CONNECTION BETWEEN PINS 7 AND 14 SHOULD BE MADE UNDER THE I.C. PACKAGE.

Measured Frequency Response




 $V_S = \pm 7.5$ V, $f_{CLK} = 7$ MHz, PIN 10 TO V+, $f_{-3dB} = 95$ kHz, GROUP DELAY = 6μ S

ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage (V + to V -)	16.5V
Power Dissipation	
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 sec.)	

Operating Temperature Range	
LTC1064-3M	55°C to 125°C
LTC1064-3C	40°C to 85°C
Input Voltage(V + +	0.3V) to $(V 0.3V)$
Burn-In Voltage	

PACKAGE/ORDER INFORMATION




ELECTRICAL CHARACTERISTICS


 $V_S = \pm 7.5 \text{V}$, 75:1, $f_{CLK} = 2 \text{MHz}$, $R_I = 10 \text{k}\Omega$, $T_A = 25^\circ$, TTL or CMOS clock input level unless otherwise specified.


PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Passband Gain Gain TempCo — 3dB Frequency Gain at — 3dB Frequency Stopband Attenuation Stopband Attenuation Stopband Attenuation	Referenced to 0dB, 1Hz to 1kHz $50:1 (f_{CLK}/f_{-3dB} = 75) \\ 100:1 (f_{CLK}/f_{-3dB} = 150) \\ Ref. to 0dB, f_{ N} = 26.67/13.34kHz \\ At 3f_{-3dB} \\ At 5f_{-3dB} \\ At 7f_{-3dB}$	•	- 0.5 - 3.8 - 25 - 56	0.0002 26.67 13.34 - 29 - 60 - 84	- 2.75	dB/°C kHz kHz dB dB dB
Input Frequency Range	100:1 50:1		0	ITADU	<f<sub>CLK/2 <f<sub>CLK</f<sub></f<sub>	kHz kHz
Output Voltage Swing and Operating Input Voltage Range	$V_S = \pm 2.37V$ $V_S = \pm 5V$ $V_S = \pm 7.5V$	•	± 1.1 ± 3.1 ± 5.1	er Clock Swe	bnQ rét8	V V
Total Harmonic Distortion	$V_S = \pm 5V$, Input = $1V_{RMS}$ at 1kHz $V_S = \pm 7.5V$, Input = $3V_{RMS}$ at 1kHz		1013	0.015 0.03	lwo.1	%
Wideband Noise	$V_S = \pm 5V$, Input = GND 1Hz-1.99MHz $V_S = \pm 7.5V$, Input = GND 1Hz-1.99MHz		(0)(1)(0)	55 60		μV_{RMS} μV_{RMS}
Output DC Offset Output DC Offset TempCo	$V_S = \pm 7.5V$ $V_S = \pm 5V$ $V_S = \pm 7.5V$		DH	±30 ±20 ±50	± 150	mV μV/°C μV/°C
Input Impedance	8574 B	sidn's	14	22	Vital Vital	kΩ
Output Impedance	f _{OUT} = 10kHz		- + V versel and	2	10.14	Ω
Output Short Circuit Current	Source/Sink		No. V	3/1	34 34	mA
Clock Feedthrough	BAN-		1 1 2	200	AVID	μV_{RMS}
Maximum Clock Frequency	V _S > ±7V 50% Duty Cycle V _S > ±7V 50% Duty Cycle, T _A <55°C				5 7	MHz MHz
Power Supply Current	$V_S = \pm 2.37V$, $f_{CLK} = 1MHz$ $V_S = \pm 5V$, $f_{CLK} = 1MHz$ $V_S = \pm 7.5V$, $f_{CLK} = 1MHz$	•	TA VIB G1828/VYD BHT SEASC GUE O RE WEDE U	10 12 16	18 20 24 24 32	mA mA mA mA
Power Supply Voltage Range		•	± 2.37		±8	V


The denotes the specifications which apply over the full operating temperature range.

Graph 1. Gain vs Frequency -30(dB) -45 f_{CLK}=2MHz -60f _3dB = 26.67kHz B. f_{CLK} = 5MHz, -75 $f_{-3dB} = 66.67 \text{kHz}$ C. f_{CLK}=7MHz, -90 $f_{-3dB} = 95kHz$ -105 10k 100k 1M FREQUENCY (Hz)










Graph 5. Total Harmonic



Graph 7. Transient Response Input 10Vp-p Square Wave $V_S = \pm 7.5 V$, Pin 10 to V^+ , $f_{CLK} = 1.5 MHz$




Table 1. Wideband Noise (μV_{RMS})

		$V_S = \pm 2.37V$	$V_S = \pm 5V$	$V_S = \pm 7.5V$
PIN 10 TO	f _{CLK} /f _{-3dB}	NOISE μV _{RMS}	NOISE μV _{RMS}	NOISE μV _{RMS}
٧+	75/1	50	55	60
٧-	150/1	52	58	62
GND	120/1	45	50	54

Table 2. Gain/Phase, $f_{-3dB}=1$ kHz, LTC1064-3 Typical Response $V_S=\pm 5$ V, $T_A=25$ °C $f_{CLK}=75$ kHz, Pin 10 at V $^+$ (fltr 75:1)

FREQUENCY	GAIN	PHASE
0.500kHz	-0.858dB	- 90.430 deg
1.000kHz	-2.990dB	179.200 deg
1.500kHz	-6.840dB	89.600 deg
2.000kHz	-12.780dB	3.800 deg
2.500kHz	-20.800dB	-71.000 deg
3.000kHz	- 29.900dB	- 129.600 deg
3.500kHz	- 38.800dB	- 173.700 deg
4.000kHz	-47.100dB	152.600 deg
4.500kHz	-54.700dB	126.000 deg
5.000kHz	-61.600dB	103.300 deg
5.500kHz	-68.000dB	85.190 deg
6.000kHz	-73.840dB	69.060 deg
6.500kHz	-79.250dB	54.780 deg
7.000kHz	-84.230dB	42.440 deg
7.500kHz	-88.940dB	30.060 deg
8.000kHz	-93.360dB	21.300 deg
8.500kHz	-97.510dB	10.000 deg
9.000kHz	- 100.880dB	1.520 deg
9.500kHz	- 105.780dB	-7.820 deg

Table 4. Gain/Phase, $f_{-3dB}=1kHz$, LTC1064-3 Typical Response $V_S=\pm5V$, $T_A=25^{\circ}C$ $f_{CLK}=150kHz$, Pin 10 at V^- (fitr 150:1)

FREQUENCY	GAIN	PHASE
0.500kHz	- 0.955dB	- 88.100 deg
1.000kHz	-3.380dB	- 175.300 deg
1.500kHz	-7.570dB	99.700 deg
2.000kHz	- 13.770dB	20.100 deg
2.500kHz	-21.800dB	- 48.000 deg
3.000kHz	-30.700dB	- 100.700 deg
3.500kHz	-39.400dB	- 139.900 deg
4.000kHz	-47.600dB	- 169.200 deg
4.500kHz	-55.100dB	168.300 deg
5.000kHz	-61.900dB	150.300 deg
5.500kHz	-68.260dB	135.830 deg
6.000kHz	-74.050dB	123.660 deg
6.500kHz	-79.450dB	113.440 deg
7.000kHz	-84.330dB	104.440 deg
7.500kHz	-89.010dB	97.670 deg
8.000kHz	- 93.250dB	91.580 deg
8.500kHz	-97.340dB	84.670 deg
9.000kHz	- 101.390dB	74.600 deg
9.500kHz	- 104.980dB	75.990 deg

Table 3. Gain/Delay, $f_{-3dB}=1kHz$, LTC1064-3 Typical Response $V_S=\pm5V$, $T_A=25^{\circ}C$ $f_{CLK}=75kHz$, Pin 10 at V $^+$ (fitr 75:1)

FREQUENCY	GAIN	DELAY
0.200kHz	-0.281dB	0.502ms
0.300kHz	-0.420dB	0.503ms
0.400kHz	-0.610dB	0.503ms
0.500kHz	-0.860dB	0.502ms
0.600kHz	-1.160dB	0.502ms
0.700kHz	-1.530dB	0.502ms
0.800kHz	- 1.950dB	0.503ms
0.900kHz	-2.430dB	0.503ms
1.000kHz	-2.990dB	0.500ms
1.100kHz	-3.610dB	0.500ms
1.200kHz	-4.300dB	0.500ms
1.300kHz	-5.060dB	0.498ms
1.400kHz	-5.920dB	0.495ms
1.500kHz	-6.830dB	0.491ms
1.600kHz	-7.840dB	0.489ms
1.700kHz	-8.930dB	0.481ms
1.800kHz	-10.130dB	0.473ms
1.900kHz	-11.410dB	0.465ms
2.000kHz	- 12.780dB	0.454ms

Table 5. Gain/Delay, f $_{-3dB}$ = 1kHz, LTC1064-3 Typical Response V $_{S}$ = \pm 5V, T $_{A}$ = 25°C f $_{CLK}$ = 150kHz, Pin 10 at V $^{-}$ (fltr 150:1)

FREQUENCY	GAIN	DELAY
0.200kHz	-0.284dB	0.490ms
0.300kHz	-0.450dB	0.489ms
0.400kHz	-0.670dB	0.489ms
0.500kHz	-0.960dB	0.487ms
0.600kHz	- 1.310dB	0.487ms
0.700kHz	-1.730dB	0.485ms
0.800kHz	-2.210dB	0.484ms
0.900kHz	-2.750dB	0.482ms
1.000kHz	-3.380dB	0.478ms
1.100kHz	-4.070dB	0.478ms
1.200kHz	-4.820dB	0.475ms
1.300kHz	-5.660dB	0.470ms
1.400kHz	-6.580dB	0.467ms
1.500kHz	-7.570dB	0.463ms
1.600kHz	-8.640dB	0.456ms
1.700kHz	-9.790dB	0.448ms
1.800kHz	- 11.050dB	0.438ms
1.900kHz	- 12.360dB	0.428ms
2.000kHz	- 13.770dB	0.417ms

Table 6. Gain/Phase, f $_{-3dB}$ = 1kHz, LTC1064-3 Typical Response V $_{S}$ = \pm 5V, T $_{A}$ = 25°C f $_{CLK}$ = 120kHz, Pin 10 at GND (fltr 120:1)

FREQUENCY	GAIN	PHASE
0.500kHz	-0.994dB	-82.210 deg
1.000kHz	-3.050dB	- 162.800 deg
1.500kHz	-6.520dB	116.700 deg
2.000kHz	- 12.180dB	40.200 deg
2.500kHz	- 19.460dB	- 23.600 deg
3.000kHz	-27.200dB	-74.000 deg
3.500kHz	-34.700dB	- 114.200 deg
4.000kHz	-41.900dB	- 146.800 deg
4.500kHz	- 48.700dB	- 173.300 deg
5.000kHz	- 55.100dB	164.700 deg
5.500kHz	-60.900dB	145.800 deg
6.000kHz	-66.500dB	130.610 deg
6.500kHz	-71.660dB	117.130 deg
7.000kHz	-76.390dB	105.880 deg
7.500kHz	-80.910dB	96.140 deg
8.000kHz	-84.900dB	87.510 deg
8.500kHz	-88.750dB	81.380 deg
9.000kHz	- 92.410dB	78.190 deg
9.500kHz	-98.290dB	52.860 deg

Table 7. Gain/Delay, $f_{-3dB}=1kHz$, LTC1064-3 Typical Response $V_S=\pm5V$, $T_A=25^{\circ}C$ $f_{CLK}=120kHz$, Pin 10 at GND (fltr 120:1)

FREQUENCY	GAIN	DELAY
0.200kHz	-0.354dB	0.458ms
0.300kHz	-0.520dB	0.456ms
0.400kHz	-0.730dB	0.454ms
0.500kHz	-1.000dB	0.452ms
0.600kHz	-1.320dB	0.449ms
0.700kHz	- 1.670dB	0.448ms
0.800kHz	-2.090dB	0.446ms
0.900kHz	-2.540dB	0.446ms
1.000kHz	-3.050dB	0.445ms
1.100kHz	-3.600dB	0.446ms
1.200kHz	- 4.220dB	0.449ms
1.300kHz	-4.900dB	0.448ms
1.400kHz	-5.670dB	0.447ms
1.500kHz	-6.520dB	0.446ms
1.600kHz	-7.470dB	0.441ms
1.700kHz	-8.500dB	0.432ms
1.800kHz	-9.650dB	0.422ms
1.900kHz	- 10.870dB	0.409ms
2.000kHz	-12.180dB	0.395ms

Table 8. Gain/Phase, f $_{-3\text{dB}}$ = 20kHz, LTC1064-3 Typical Response V $_{S}$ = \pm 7.5V, f $_{CLK}$ = 1.5MHz, Pin 10 at V $^{+}$ (fitr 75:1)

TA = 25°C

FREQUENCY	GAIN	PHASE
10.000kHz	-0.912dB	- 92.270 deg
20.000kHz	-3.090dB	176.000 deg
30.000kHz	-6.910dB	85.500 deg
40.000kHz	- 12.710dB	- 1.200 deg
50.000kHz	-20.500dB	- 77.800 deg
60.000kHz	- 29.400dB	- 138.700 deg
70.000kHz	-38.300dB	174.600 deg
80.000kHz	- 46.500dB	138.300 deg
90.000kHz	-54.000dB	109.100 deg
100.000kHz	-61.000dB	84.800 deg
110.000kHz	-67.310dB	64.040 deg
120.000kHz	-73.170dB	46.260 deg
130.000kHz	-78.600dB	31.120 deg
140.000kHz	-83.760dB	18.050 deg
150.000kHz	-88.630dB	7.770 deg

TA = 125°C

FREQUENCY	GAIN	PHASE
10.000kHz	- 0.944dB	- 92.880 deg
20.000kHz	-3.170dB	175.500 deg
30.000kHz	-6.910dB	85.700 deg
40.000kHz	- 12.450dB	- 0.600 deg
50.000kHz	- 19.920dB	- 78.000 deg
60.000kHz	-28.500dB	- 140.700 deg
70.000kHz	-37.200dB	170.500 deg
80.000kHz	- 45.300dB	132.200 deg
90.000kHz	-52.700dB	100.900 deg
100.000kHz	-59.600dB	74.900 deg
110.000kHz	-65.900dB	52.600 deg
120.000kHz	-71.750dB	32.850 deg
130.000kHz	-77.170dB	15.840 deg
140.000kHz	-82.370dB	1.130 deg
150.000kHz	-87.400dB	- 11.380 deg

Power Supply Pins (4, 12)

The V+ (pin 4) and V- (pin 12) should be bypassed with a 0.14 F capacitor to an adequate analog ground. Low noise, non-switching power supplies are recommended. To avoid latch up when the power supplies exhibit high turn-on transients, a 1N5817 schottky diode should be added from the V+ and V- pins to ground, Figures 1, 2 and 3.

Clock Pin (11)

For $\pm 5V$ supplies the logic threshold level is 1.4V. For $\pm 8V$ and 0V to 5V supplies the logic threshold levels are 2.2V and 3V respectively. The logic threshold levels vary ± 100 mV over the full military temperature range. The recommended duty cycle of the input clock is 50% although for clock frequencies below 500kHz the clock "on" time can be as low as 200ns. The maximum clock frequency for $\pm 5V$ supplies is 4MHz. For $\pm 7V$ supplies and above, the maximum clock frequency is 7MHz. Do not allow the clock levels to exceed the power supplies. For single supply operation $\geq 6V$ use level shifting at pin 11 with T^2L levels, see Figure 4.

Analog Ground Pins (3, 5)

For dual supply operation these pins should be connected to a ground plane. For single supply operation both pins should be tied to one half supply, Figure 3.

Connection Pins (7, 14)

A very short connection between pins 14 and 7 is recommended. This connection should be preferably done under the IC package. In a breadboard, use a one inch, or less,

shielded coaxial cable; the shield should be grounded. In a PC board, use a one inch trace or less; surround the trace by a ground plane.

Input, Output Pins (2, 9)

The input pin 2 is connected to an $18k\Omega$ resistor tied to the inverting input of an op amp. Pin 2 is protected against static discharge. The device's output, pin 9, is the output of an op amp which can typically source/sink 3/1mA. Although the internal op amps are unity gain stable, driving long coax cables is not recommended.

When testing the device for noise and distortion, the output, pin 9, should be buffered, Figure 1. The op amp power supply wire (or trace) should be connected directly to the power source. To eliminate switching transients from filter output, buffer filter output with a third order lowpass, see Figure 5.

NC Pins (1, 6, 8, 13)

The "no connection" pins should be preferably grounded. These pins are not internally connected.

Ratio Pin (10)

The DC level at this pin determines the ratio of clock frequency to the -3dB frequency of the filter. The ratio is 75:1 when pin 10 is at V+, 120:1 when pin 10 is at GND and 150:1 when pin 10 is at V-. This pin should be bypassed with a $0.1\mu F$ capacitor to analog ground when it's connected to V- or V+, Figure 1. See Tables 2 through 8 for typical gain, phase and delay responses for the three ratios.






Figure 1. Buffering the Filter Output. The Buffer Op Amp Should Not Share the LTC1064-3 Power Lines.




Figure 2. Using Schottky Diodes to Protect the IC from Transient Supply Reversal.




Figure 3. Single Supply Operation. If Fast Power Up or Down Transients are Expected, Use a 1N5817 Schottky Diode Between Pins 4 and 5.




Figure 4. Level Shifting the Input T²L Clock for Single Supply Operation ≥ 6V.




Figure 5. Adding an Output Buffer-Filter to Eliminate Any Clock Feedthrough. Passband \pm 0.1dB to 50kHz, - 3dB at 94kHz.



TYPICAL APPLICATION




Figure 6. Dual 4th Order Bessel Filters. $V_S = \pm 7.5 V$, $f_{CLK} = 1 MHz$, Pin 10 to GND. $f_{-3dB} = 9 kHz$ and 18 kHz.



Low Noise, 8th Order, Clock Sweepable Cauer Lowpass Filter

FEATURES

- 8th Order Filter in a 14-Pin Package
- 80dB or More Stopband Attenuation at 2 x fcutoff
- 50:1 f_{CLOCK} to f_{CUTOFF} Ratio (Cauer)
 100:1 f_{CLOCK} to f_{-3dB} Ratio (Transitional)
- 135µV_{RMS} Total Wideband Noise
- 0.03% THD or Better
- 100kHz Maximum f_{CUTOFF} Frequency
- Operates up to ±8V Power Supplies
- Input Frequency Range up to 50 Times the Filter Cutoff Frequency

APPLICATIONS

- Antialiasing Filters
- Telecom Filters
- Sinewaye Generators

DESCRIPTION


The LTC1064-4 is an 8th order, clock sweepable Cauer low-pass switched capacitor filter. An external TTL or CMOS clock programs the value of the filter's cutoff frequency. With pin 10 at V+, the fclock to fcutoff ratio is 50:1; the filter has a Cauer response and with compensation the passband ripple is $\pm 0.1 dB$. The stopband attenuation is 80dB at 2 × fcutoff. Cutoff frequencies up to 100kHz can be achieved. With pin 10 at V-, the fclock to f_3dB ratio is 100:1, the filter has a transitional Butterworth-Cauer response with lower noise and lower delay nonlinearity than the Cauer response. The stopband attenuation at $2.5 \times f_{-3dB}$ is 92dB. Cutoff frequencies up to 50kHz can be achieved.

The LTC1064-4 features low noise and low harmonic distortion even when input voltages up to 3V_{RMS} are applied. The LTC1064-4 overall performance competes with equivalent multi-op amp active realizations. The LTC1064-4 is pin compatible with the LTC1064-1, LTC1064-2, and LTC1064-3.


The LTC1064-4 is manufactured using Linear Technology's enhanced LTCMOS™ silicon gate process.

TYPICAL APPLICATION

8th Order Clock Sweepable Lowpass Elliptic Filter



*FOR FREQUENCIES ABOVE 20kHz AND MINIMUM PASSBAND RIPPLE REFER TO THE PIN DESCRIPTION SECTION FOR COMPENSATION GUIDELINES. NOTE: THE POWER SUPPLIES SHOULD BE BYPASSED BY A 0.1 µF CAPACITOR CLOSE TO THE PACKAGE. BYPASSING PIN 10 WITH 0.1 µF CAPACITOR REDUCES CLOCK FEEDTHROUGH THE CONNECTION BETWEEN PINS 7 AND 14 SHOULD BE PHYSICALLY DONE INDER THE PACKAGE.




CURVE A: f_{CLK} = 1MHz, 100:1 CURVE B: f_{CLK} = 2MHz, 50:1 CURVE C: f_{CLK} = 5MHz, 50:1 C_{COMP1} = 30pF C_{COMP2} = 18pF

ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage (V + to V -)	
Input Voltage at Any Pin $V^ 0.3V \le V_{IN} \le V^+ + 0.3V$	
Power Dissipation	
Storage Temperature Range 65°C to 150°C	

Lead Temperature (Soldering, 10 sec.)	300°C
Operating Temperature Range	
LTC1064-4M	-55°C to 125°C
LTC1064-4C	40°C to 85°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS

 $V_S = \pm 7.5V$, 50:1, $f_{CLK} = 1$ MHz, $f_C = 20$ kHz, $R_I = 10$ k Ω , $T_A = 25^\circ$, TTL clock input level unless otherwise specified.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Passband Gain Gain TempCo Passband Edge Frequency, f _C Gain at f _C – 3dB Frequency Passband Ripple (Note 1) Stopband Attenuation Stopband Attenuation	Referenced to 0dB, 1Hz – 0.05f _{CUTOFF} Referenced to Passband Gain, f _C = 20kHz 50:1 (Cauer Response) 100:1 (Transitional Response) 0.1f _C to 0.95f _C Referenced to Passband Gain A1 1.7f _{CUTOFF} A1 2f _{CUTOFF}	•	- 0.5 - 0.4 0 - 56	0.0002 20±1% 21.5 10 -60 -80	0.7	dB/°C kHz dB kHz kHz kHz dB dB
Input Frequency Range	50:1, Pin 10 at V ⁺ 100:1, Pin 10 at V ⁻	NICK SE	0		f _{CLK} f _{CLK} /2	kHz kHz
Output Voltage Swing and Operating Input Voltage Range	$V_S = \pm 2.37V$ $V_S = \pm 5V$ $V_S = \pm 7.5V$	•	±1.1 ±3.1 ±5.0	CATIO	11999	V
Total Harmonic Distortion	$V_S = \pm 5V$, Input = $1V_{RMS}$ at 1kHz $V_S = \pm 7.5V$, Input = $3V_{RMS}$ at 1kHz			0.015 0.03	Bespes E	% %
Wideband Noise	$V_S = \pm 5V$, Input = GND 1Hz-999kHz $V_S = \pm 7.5V$, Input = GND 1Hz-999kHZ			120 135		μV _{RMS} μV _{RMS}
Output DC Offset Output DC Offset TempCo	$V_S = \pm 7.5V$ $V_S = \pm 5V$ $V_S = \pm 7.5V$		*5947(0) VS-	±50 -100 -200	± 160	mV μV/°C μV/°C
Input Impedance		CONTRACT	9	13		kΩ
Output Impedance	f _{OUT} = 10kHz		-0.05 44	2		Ω
Output Short Circuit Current	Source/Sink		Lacra - Lacra	3/1	ZE EUROL	mA
Clock Feedthrough	Input = GND		1907	200		μV_{RMS}
Maximum Clock Frequency	50% Duty Cycle, V _S = ±7.5V (Note 2)		RUNET-	1. 12. 15	5	MHz
Power Supply Current	$\begin{split} V_S &= \pm 2.37 V, f_{CLK} = 1 MHz \\ V_S &= \pm 5 V, f_{CLK} = 1 MHz \\ \end{split} \\ V_S &= \pm 7.5 V, f_{CLK} = 1 MHz \end{split}$	•	ALPERA THANS	11 14 17	18 20 24 24 32	mA mA mA mA
Power Supply Voltage Range	A SVALD	•	± 2.37	-	±8	V


The $\, \bullet \,$ denotes the specifications which apply over the full operating temperature range.

Note 1: For tighter passband ripple specifications please consult with LTC's marketing.


Note 2: Not tested, guaranteed by design.




Graph 1. Gain vs Frequency




Graph 2. Passband Phase Shift vs Frequency




Graph 3. Passband Group Delay




Graph 4. Gain vs Frequency with Compensation




Graph 5. Device to Device Phase Matching




Graph 6. Total Harmonic Distortion



Graph 7. Power Supply Current vs **Power Supply Voltage**



Graph 8. Transient Response f_{CLK} = 1MHz, Ratio = 50:1, $f_C = 20kHz, V_S = \pm 7.5V, 1kHz,$ **Square Wave Input**



0.1ms/DIV

Table 1. Wideband Noise (μV_{RMS}). Input Grounded, f_{CLK} = 1MHz.

		$V_S = \pm 2.37V$	$V_S = \pm 5V$	$V_S = \pm 7.5V$
PIN 10 TO	f _{CLK} /f _{CUTOFF}	NOISE (μV _{RMS})	NOISE (μV _{RMS})	NOISE (μV _{RMS})
٧+	50:1	120	135	145
٧-	100:1	100	120	130

Table 2. Gain/Phase, Pin 10 at V $^+$. Typical Response. $f_{CUTOFF} = 1$ kHz, $V_S = \pm 5$ V, $T_A = 25$ °C $f_{CLK} = 5$ 0kHz Ratio = 50:1

FREQUENCY	GAIN	PHASE
0.200kHz	-0.075dB	- 59.990 deg
0.400kHz	-0.050dB	- 122.400 deg
0.600kHz	0.020dB	169.300 deg
0.800kHz	0.060dB	88.500 deg
1.000kHz	0.090dB	- 26.100 deg
1.200kHz	- 15.640dB	- 175.100 deg
1.400kHz	-34.700dB	126.500 deg
1.600kHz	-51.700dB	87.600 deg
1.800kHz	-68.600dB	38.400 deg
2.000kHz	- 84.110dB	- 47.860 deg

Table 3. Gain/Delay, Pin 10 at V $^+$. Typical Response. fCUTOFF = 1kHz, V_S = \pm 5V, T_A = 25°C f_{CLK} = 50kHz Ratio = 50:1

FREQUENCY	GAIN	DELAY
0.200kHz	-0.074dB	0.844ms
0.300kHz	- 0.070dB	0.867ms
0.400kHz	-0.050dB	0.899ms
0.500kHz	-0.020dB	0.949ms
0.600kHz	0.020dB	1.021ms
0.700kHz	0.050dB	1.122ms
0.800kHz	0.060dB	1.275ms
0.900kHz	0.120dB	1.592ms
1.000kHz	0.090dB	2.160ms
1.100kHz	-5.020dB	2.070ms
1.200kHz	- 15.650dB	1.288ms

Table 4. Gain/Phase, Pin 10 at V $^-$. Typical Response. f $_{-3dB}$ = 1kHz, V_S = \pm 5V, T_A = 25°C f_{CLK} = 100kHz Ratio = 100:1

FREQUENCY	GAIN	PHASE
0.200kHz	- 0.179dB	- 60.090 deg
0.400kHz	- 0.440dB	- 122.000 deg
0.600kHz	-0.810dB	170.800 deg
0.800kHz	- 1.480dB	91.900 deg
1.000kHz	-3.500dB	- 16.300 deg
1.200kHz	- 17.720dB	- 140.500 deg
1.400kHz	-35.700dB	164.800 deg
1.600kHz	- 52.700dB	135.000 deg
1.800kHz	-71.900dB	114.000 deg
2.000kHz	- 96.160dB	- 49.670 deg

Table 5. Gain/Delay, Pin 10 at V $^-$. Typical Response. f $_{-3dB}$ = 1kHz, V_S = \pm 5V, T_A = 25°C f_{CLK} = 100kHz Ratio = 100:1

FREQUENCY	GAIN	DELAY
0.200kHz	-0.174dB	0.842ms
0.300kHz	-0.300dB	0.861ms
0.400kHz	-0.440dB	0.888ms
0.500kHz	-0.610dB	0.933ms
0.600kHz	-0.810dB	0.999ms
0.700kHz	-1.090dB	1.095ms
0.800kHz	-1.480dB	1.242ms
0.900kHz	-2.080dB	1.503ms
1.000kHz	-3.500dB	1.832ms
1.100kHz	-8.720dB	1.724ms
1.200kHz	- 17.720dB	1.183ms

Table 6. Gain/Phase, Pin 10 at GND. $V_S = \pm 5V$, $T_A = 25^{\circ}C$

FREQUENCY	GAIN	PHASE
0.200kHz	-0.383dB	- 47.140 deg
0.400kHz	-1.000dB	- 92.000 deg
0.600kHz	- 1.300dB	- 134.300 deg
0.800kHz	-0.280dB	- 178.800 deg
1.000kHz	2.670dB	109.200 deg
1.200kHz	-3.500dB	6.000 deg
1.400kHz	- 12.510dB	- 47.400 deg
1.600kHz	-20.000dB	- 88.800 deg
1.800kHz	- 27.300dB	- 127.800 deg
2.000kHz	-35.000dB	- 164.200 deg

Table 7. Gain/Phase for Figure 6. Typical Response, Pin 10 at V $^+$, $f_{CUTOFF} = 40$ kHz $V_S = \pm 7.5$ V, $f_{CLK} = 2$ MHz, Ratio = 50:1

FREQUENCY	GAIN	PHASE
10.000kHz	- 0.094dB	- 75.900 deg
12.000kHz	-0.100dB	- 91.400 deg
14.000kHz	-0.090dB	- 107.200 deg
16.000kHz	-0.080dB	- 123.300 deg
18.000kHz	-0.060dB	- 139.600 deg
20.000kHz	-0.040dB	- 156.500 deg
22.000kHz	-0.020dB	- 173.800 deg
24.000kHz	0.000dB	168.200 deg
26.000kHz	0.020dB	149.400 deg
28.000kHz	0.030dB	130.000 deg
30.000kHz	0.020dB	109.400 deg
32.000kHz	0.010dB	87.700 deg
34.000kHz	-0.020dB	64.600 deg
36.000kHz	-0.030dB	39.500 deg
38.000kHz	-0.010dB	11.400 deg
40.000kHz	-0.070dB	- 22.000 deg
42.000kHz	-0.920dB	- 64.100 deg
44.000kHz	-4.000dB	- 110.100 deg
46.000kHz	-8.970dB	- 147.000 deg
48.000kHz	- 14.320dB	- 173.500 deg
50.000kHz	- 19.460dB	166.800 deg

Table 8. Gain/Phase for Figure 7. Typical Response, Pin 10 at V $^+$, $f_{\rm CUTOFF}$ = 100kHz $V_{\rm S}$ = \pm 7.5V, $T_{\rm A}$ = 25°C $f_{\rm CLK}$ = 5MHz Ratio = 50:1

FREQUENCY	GAIN	PHASE
10.000kHz	-0.096dB	- 32.390 deg
20.000kHz	-0.100dB	- 64.900 deg
30.000kHz	-0.080dB	- 98.100 deg
40.000kHz	-0.040dB	- 132.300 deg
50.000kHz	0.020dB	- 168.200 deg
60.000kHz	0.070dB	153.600 deg
70.000kHz	0.040dB	112.100 deg
80.000kHz	-0.120dB	66.400 deg
90.000kHz	-0.460dB	14.600 deg
100.000kHz	- 1.310dB	- 49.300 deg
110.000kHz	-5.640dB	- 129.000 deg
120.000kHz	- 14.530dB	167.800 deg
130.000kHz	-23.800dB	126.700 deg
140.000kHz	-32.600dB	96.200 deg
150.000kHz	-41.000dB	71.300 deg
160.000kHz	-49.200dB	49.200 deg
170.000kHz	-57.500dB	29.000 deg
180.000kHz	-66.500dB	9.800 deg
190.000kHz	-77.770dB	- 2.320 deg
200.000kHz	-92.050dB	76.740 deg

Table 9. Gain/Phase for Figure 7. Typical Response, Pin 10 at V $^+$, $f_{CUTOFF} = 100kHz$ $V_S = \pm 7.5V$, $T_A = 125$ °C $f_{CLK} = 5MHz$ Ratio = 50:1

FREQUENCY	GAIN	PHASE
10.000kHz	-0.071dB	- 33.800 deg
20.000kHz	-0.040dB	- 67.800 deg
30.000kHz	0.050dB	- 102.500 deg
40.000kHz	0.190dB	- 138.300 deg
50.000kHz	0.410dB	- 176.100 deg
60.000kHz	0.670dB	143.100 deg
70.000kHz	0.920dB	98.400 deg
80.000kHz	1.150dB	48.200 deg
90.000kHz	1.530dB	- 10.900 deg
100.000kHz	1.110dB	- 96.500 deg

FREQUENCY	GAIN	PHASE	
110.000kHz	-7.420dB	172.100 deg	
120.000kHz	- 18.240dB	119.400 deg	
130.000kHz	- 28.000dB	83.300 deg	
140.000kHz	-37.000dB	54.000 deg	
150.000kHz	- 45.700dB	- 27.600 deg	
160.000kHz	- 54.300dB	2.100 deg	
170.000kHz	-63.300dB	- 24.900 deg	
180.000kHz	-73.610dB	- 60.210 deg	
190.000kHz	-85.300dB	- 138.990 deg	
200.000kHz	-83.390dB	129.580 deg	

Power Supply Pins (4, 12)

The V + (pin 4) and V - (pin 12) should be bypassed with a $0.1\mu F$ capacitor to an adequate analog ground. Low noise, non-switching power supplies are recommended. To avoid latch up when the power supplies exhibit high turn-on transients, a 1N5817 Schottky diode should be added from the V + and V - pins to ground, Figures 1 and 2.

Clock Pin (11)

For \pm 5V supplies the logic threshold level is 1.4V. For \pm 8V and 0V to 5V supplies the logic threshold levels are 2.4V and 3V respectively. The logic threshold levels vary \pm 100mV over the full military temperature range. The recommended duty cycle of the input clock is 50% although for clock frequencies below 500kHz the clock "on" time can be as low as 200ns. The maximum clock frequency for \pm 5V supplies is 4MHz. For \pm 7V supplies and above, the maximum clock frequency is 5MHz. Do not allow the clock levels to exceed the power supplies. For single supply operation and for Vs \geq 6V, T²L clock signals can be accommodated through level shifting, Figure 3.

Analog Ground Pins (3, 5)

For dual supply operation these pins should be connected to a ground plane. For single supply operation both pins should be tied to one half supply, Figure 2.

Connection Pins (7, 14)

A very short connection between pins 14 and 7 is recommended. This connection should be preferably done under the IC package. In a breadboard, use a one inch, or less, shielded coaxial cable; the shield should be grounded. In a PC board, use a one inch trace or less; surround the trace by a ground plane.

NC Pin (8)

Pin 8 is not internally connected, it should be preferably grounded.

Input, Output Pins (2, 9)

The input pin 2 is connected to a $12k\Omega$ resistor tied to the inverting input of an op amp. Pin 2 is protected against static discharge. The device's output, pin 9, is the output of an op amp which can typically source/sink 3/1mA. Although the internal op amps are unity gain stable, driving long coax cables is not recommended.

When testing the device for noise and distortion, the output, pin 9, should be buffered, Figure 4. The op amp power supply wire (or trace) should be connected directly to the power source. To eliminate any output clock feedthrough, pin 9 should be buffered with a simple R, C lowpass filter, Figure 5. The cutoff frequency of the output filter should be folk/3.

50/100 Ratio Pin (10)

For an f_{CLK}/f_C ratio of 50:1, pin 10 should be tied to V $^+$. For an f_{CLK}/f_{-3dB} ratio of 100:1, pin 10 should be tied to V $^-$. When pin 10 is at mid-supplies (i.e. ground), the filter response is neither Cauer nor transitional. Table 6 illustrates this response. Bypassing pin 10 with a $0.1\mu F$ capacitor reduces the, already small, clock feedthrough.

Compensation Pins (6, 7 and 1, 13)

To obtain a Cauer response with minimum passband ripple and cutoff frequencies above 20kHz, compensating components are required. Figure 6 uses $\pm\,7.5$ V power supplies and compensation components to achieve up to 40kHz **sweepable** cutoff frequencies and $\pm\,0.1$ dB passband ripple. Table 7 lists the typical amplitude response of Figure 6. Figure 7 illustrates the compensation scheme required to obtain a 100kHz cutoff frequency; Graph 4 and Tables 8 and 9 list the typical response of Figure 7 for 25°C and 125°C ambient temperature. As shown the ripple increases at high temperatures but still a $\pm\,0.25$ dB figure can be obtained for ambient temperatures below 70°C.




Figure 1. Using Schottky Diodes to Protect the IC from Power Supply Spikes.




Figure 2. Single Supply Operation. If Fast Power Up or Down Transients are Expected, Use a 1N5817 Schottky Diode Between Pins 4 and 5.




Figure 3. Level Shifting the Input T²L Clock for Single Supply Operation ≥ 6V.




Figure 4. Buffering the Filter Output. The Buffer Op Amp Should Not Share the LTC1064-4 Power Lines.




Figure 5. Adding an Output Buffer-Filter to Eliminate Any Clock Feedthrough. Passband Error of Output Buffer is \pm 0.1dB to 50kHz, - 3dB at 94kHz.






Figure 6. Compensating LTC1064-4 for Passband Ripple of $\pm\,0.1dB$ and fCUTOFF Sweeps to 40kHz.





Figure 7. Compensating LTC1064-4 for $f_{CUTOFF} = 100 kHz$, Gain at $f_{CUTOFF} = -1.3 dB$, Table 8.







Low Power, Low Noise, Quad Universal Filter Building Block

FEATURES

- Low Power
- 4 Filters in a 0.3" Wide Package
- 1/2 the Noise of the LTC1059, 60, 61 Devices
- Wide Output Swing
- Clock to Center Frequency Ratios of 50:1 and 100:1
- Operates from ± 2.37V to ± 8V Power Supplies
- Customized Version with Internal Resistors Available
- Ratio of 50:1 and 100:1 Simultaneously Available

APPLICATIONS

- Antialiasing Filters
- Telecom Filters
- Spectral Analysis
- Loop Filters
- For Fixed Lowpass Filter Requirements use the LTC1164-XX Series

DESCRIPTION


The LTC1164 consists of four low power, low noise 2nd order switched capacitor filter building blocks. Each building block typically consumes $850\mu A$ supply current. Low power is achieved without sacrificing noise and distortion. Each building block, together with 3 to 5 resistors, can provide 2nd order functions like lowpass, highpass, bandpass, and notch. The center frequency of each 2nd order section can be tuned with an external clock, or a clock and resistor ratio. For Q<5, the center frequency range is from 0.1Hz to 20kHz. Up to 8th order filters can be realized by cascading all four 2nd order sections. Any classical filter realization (such as Butterworth, Cauer, Bessel, and Chebyshev) can be formed.

A customized monolithic version of the LTC1164 including internal thin film resistors can be obtained. Consult LTC Marketing for details.


The LTC1164 is manufactured using Linear Technology's enhanced LTCMOS™ silicon gate process.

TYPICAL APPLICATION

Dual 5th Order Linear Phase Filter with Stopband Notch



Dual 5th Order Linear Phase Filter with Stopband Notch, f_{CLK} = 500kHz




SUPPLY VOLTAGE	V _{IN}	TOTAL HARMONIC DISTORTION	SIGNAL/NOISE
± 2.5V	1V _{RMS}	0.015% (-76dB)	86dB
±5.0V	2V _{RMS}	0.025% (-72dB)	92dB
±7.5V	4V _{RMS}	0.04% (-68dB)	98dB

ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage (V + to V -)
Power Dissipation500mW
Operating Temperature Range
LTC1164AM, LTC1164M – 55°C to 125°C
LTC1164AC, LTC1164C 40°C to 85°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS

(Internal Op Amps) $V_S = \pm 5V$, $T_A = 25$ °C, $R_L = 5k\Omega$ unless otherwise specified.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Supply Voltage Range	00.01- E		± 2.37	L022_5	±8	V
Voltage Swings	$V_S = \pm 2.5V$ $V_S = \pm 5.0V$ $V_S = \pm 7.5V$	•	± 3.8	± 1.6 ± 4.2 ± 6.1		V V
Output Short Circuit Current (Source/Sink)	$V_{S} = \pm 5.0V$			my 4	Marie Tolk	mA
DC Open Loop Gain	$V_{S} = \pm 5.0V$		50 =	80		dB
GBW Product	$V_S = \pm 5.0V$			2		MHz
Slew Rate	$V_S = \pm 5.0V$			1.6	Color Two Services	V/μs

PARAMETER	CONDITIONS	MIN TYP	MAX	UNITS	
Center Frequency Range		0.1-20k		Hz	
Input Frequency Range (Note 1)	50:1 100:1		<f<sub>CLK <f<sub>CLK/2</f<sub></f<sub>		Hz Hz
Clock to Center Frequency Ratio, f _{CLK} /f _o LTC1164A	Sides A, B, C: Mode 1, R1 = R3 = 50kΩ, R2 = 5kΩ, Side D: Mode 3, R1 = R3 = 50kΩ, R2 = R4 = 5kΩ f_0 = 5kHz, Q = 10 50:1, f_{CLK} = 250kHz	•		50 ± 0.5	%
LTC1164	50:1, f _{CLK} = 250kHz	•		50 ± 0.9	%
LTC1164A	100:1, f _{CLK} = 500kHz	•		100 ± 0.5	%
LTC1164	100:1, f _{CLK} = 500kHz	•	Married Constraints	100 ± 0.9	%
Clock to Center Frequency Ratio, Side to Side Matching LTC1164A	Sides A, B, C, Mode 1, $f_0 = 5 \text{kHz}$, $Q = 10$ Side D Mode 3, $f_0 = 5 \text{kHz}$, $Q = 10$ 50:1, $f_{\text{CLK}} = 250 \text{kHz}$			0.5	%
LTC1164	50:1, f _{CLK} = 250kHz	•		1.0	%
Q Accuracy	Sides A, B, C, Mode 1, f _o = 5kHz, Q = 10 50:1, f _{CLK} = 250kHz	•	One 2nd Order Section ±2	±5	%
	100:1, f _{CLK} = 500kHz	•	gapV ±2	±5	%
	Side D Mode 3, f _o = 5kHz, Q = 10 50:1, f _{CLK} = 250kHz	•	±3	±6	%
	100:1, f _{CLK} = 500kHz	•	±6	± 12	%
fo Temperature Coefficient	f _{CLK} ≤500kHz		4 R2(R1) 1±(33)/0	1+(0)(1)(ac)/	ppm/°C
Q Temperature Coefficient	f _{CLK} ≤250kHz	S. Haro	±5	Sind - Fr 1/4	ppm/°C
Maximum Clock Frequency	Mode 1, Q < 2.5 $V_S \ge \pm 7.0V$, 50:1 or 100:1		(103 + SFI) 1.5 SSOV +	[## + \$19) PF]	MHz
	Mode 3, Q < 5.0 $V_S \ge \pm 5.0V$, 50:1 or 100:1		1.0	Star V	MHz
(ARY)	Mode 3, Q < 5.0 V _S = ± 2.5V, 50:1 or 100:1		500		kHz
f _{CLK} Feedthrough	$f_{CLK} \leq 500kHz, V_S = \pm 5V$		200		μV_{RMS}
DC Offset Voltages (See Figure 1 and Table 1)	Vos1 Vos2 Vos3	•	2 3 3	20 45 45	mV mV mV
Power Supply Current	$V_S = \pm 2.5V$		4.0		mA
	$V_S = \pm 5.0V$, Temp $\geq +25$ °C $V_S = \pm 5.0V$	•	3.6 5.6	5.0 8	mA mA
	$V_S = \pm 7.5V$, Temp $\ge +25^{\circ}$ C $V_S = \pm 7.5V$	•	6.0 9.0	8 11.0	mA mA

The $\, \bullet \,$ denotes the specifications which apply over the full operating temperature range.

Note 1: Guaranteed by design. Not tested.





Figure 1. Equivalent Input Offsets of 1/4 LTC1164 Filter Building Block

Table 1. Output DC Offsets One 2nd Order Section

MODE	V _{OSN} PIN 2, 11, 14, 23	V _{OSBP} PIN 3, 10, 15, 22	V _{OSLP} PIN 4, 9, 16, 21
1	V _{OS1} [(1/Q) + 1 + H _{OLP}] - V _{OS3} /Q	V _{OS3}	V _{OSN} - V _{OS2}
1b	V _{OS1} [(1/Q) + 1 + R2/R1] - V _{OS3} /Q	V _{OS3}	~(V _{OSN} - V _{OS2}) (1 + R5/R6)
2	$ \begin{split} & [V_{OS1}(1+R2/R1+R2/R3+R2/R4)-V_{OS3}(R2/R3)] \times \\ & [R4/(R2+R4)] + V_{OS2}[R2/(R2+R4)] \end{split} $	V _{OS3}	V _{OSN} – V _{OS2}
3	V _{OS2}	V _{OS3}	$V_{OS1} \left[1 + \frac{R4}{R1} + \frac{R4}{R2} + \frac{R4}{R3} \right] - V_{OS2} \left(\frac{R4}{R2} \right)$
	008	de 3, Q < 5,0 = ± 2,50,58 m 100m	$-V_{OS3}\left(\frac{R4}{R3}\right)$
	260	Vê ± = 2V 3H1000 ≥ ±	R3/

BLOCK DIAGRAM



V+(7)

50/100(17)

CLK(18)


V -(19)

BY TYING PIN 17 TO V + ALL SECTIONS OPERATE WITH (f_{CLK}/f₀) = (50:1)


BY TYING PIN 17 TO V = ALL SECTIONS OPERATE WITH (f_{CLK}/f_0) = (100:1)

BY TYING PIN 17 TO AGND SECTIONS A & D OPERATE WITH (f_{CLK}/f_0) = (100:1) AND SECTIONS B & C OPERATE AT (50:1)


Graph 1. Mode 1, (f_{CLK}/f_o) = 50:1




Graph 2. Mode 1, $(f_{CLK}/f_0) = 100:1$




Graph 3. Mode 3, $(f_{CLK}/f_0) = 50:1$




Graph 4. Mode 3, (f_{CLK}/f_o) = 100:1




Graph 5. Mode 3 Q Error vs Ideal Q




Graph 6. Wideband Noise vs Q



Graph 7. Total Harmonic
Distortion vs Output Amplitude



Graph 8. Power Supply Current vs Voltage



Power Supplies (Pins 7, 19)

They should be bypassed with $0.1\mu F$ ceramic disc. Low noise, non-switching, power supplies are recommended. The device operates with a single 5V supply and with dual supplies. The absolute maximum operating power supply voltage is $\pm 8.25 V$. Supply reversal is not allowed and can cause latch up. When using dual supplies, loads between the positive and negative supply (even light loads) can cause momentary supply reversal during power-up. A clamp diode from each supply to ground will prevent reversal and latch problems.

Clock (Pin 18)

For $\pm 5V$ supplies the logic threshold level is 1.8V. For $\pm 8V$ and 0 to 5V supplies the logic threshold level is 2.8V. The logic threshold levels vary ± 100 mV over the full military temperature range. The recommended duty cycle of the input clock is 50%, although for clock frequencies below 500kHz the clock "on" time can be as low as 200ns. The maximum clock frequency for single 5V supply and Q values <5 is 500kHz and for $\pm 5V$ supplies and above is

1MHz. The clock input can be applied before power is turned on as long as there is no chance the clock signal will go below the V^- supply.

AGND (Pin 6)

When the LTC1164 operates with dual supplies, Pin 6 should be tied to system ground. When the LTC1164 operates with a single positive supply, the analog ground pin should be tied to 1/2 supply and it should be bypassed with a 4.7 μ F solid tantalum in parallel with a 0.1 μ F ceramic disc, Figure 2. The positive input of all the internal op amps, as well as the common reference of all the internal switches, are internally tied to the analog ground pin. Because of this, a very "clean" ground is recommended.

50/100 (Pin 17)

By tying Pin 17 to V⁺, all filter sections operate with a clock to center frequency ratio internally set at 50:1. When Pin 17 is at mid-supplies, sections B and C operate with $(f_{CLK}/f_0) = 50:1$ and sections A and D operate at (100:1). When Pin 17 is shorted to the negative supply pin, all filter sections operate with $(f_{CLK}/f_0) = 100:1$.




Figure 2. Single Supply Operation



APPLICATIONS INFORMATION

ANALOG CONSIDERATIONS

1. Grounding and Bypassing

The LTC1164 should be used with separated analog and digital ground planes and single point grounding techniques.

Pin 6 (AGND) should be tied directly to the analog ground plane.

Pin 7 (V⁺) should be bypassed to the ground plane with a $0.1\mu F$ ceramic disk with leads as short as possible. Pin 19 (V⁻) should be bypassed with a $0.1\mu F$ ceramic disk. For single supply applications, V⁻ can be tied to the analog ground plane.

For good noise performance, V+ and V- must be free of noise and ripple.

All analog inputs should be referenced directly to the single point ground. The clock inputs should be shielded from and/or routed away from the analog circuitry and a separate digital ground plane used. Figure 3 shows an example of an ideal ground plane design for a two sided board. Of course this much ground plane will not always be possible, but users should strive to get as close to this as possible. Proto boards are not recommended.

2. Buffering the Filter Output

When driving coaxial cables and 1 x scope probes, the filter output should be buffered. This is important especially when high Qs are used to design a specific filter. *Inadequate buffering may cause errors in noise, distortion, Q, and gain measurements.* When 10 x probes are used, buffering is usually not required. A buffer is recommended especially when THD tests are performed. As shown in Figure 4, the buffer should be adequately bypassed to minimize clock feedthrough.




Figure 3. Example Ground Plane Breadboard Technique for LTC1164

APPLICATIONS INFORMATION

3. Offset Nulling

Lowpass filters may have too much DC offset for some users. A servo circuit may be used to actively null the offsets of the LTC1164 or any LTC switched capacitor filter. The circuit shown in Figure 5 will null offsets to better than $300\mu V$. This circuit takes seconds to settle because of the integrator pole frequency.

4. Noise

All the noise performance mentioned excludes the clock feedthrough. Noise measurements will degrade if, the already described grounding, bypassing, and buffering techniques are not practiced. Graph 6 is a very good representation of the noise performance of this device.




Figure 4. Buffering the Output of a 4th Order Bandpass Realization

Figure 5. Servo Amplifier

MODES OF OPERATION

PRIMARY MODES

Mode 1

In Mode 1, the ratio of the external clock frequency to the center frequency of each 2nd order section is internally fixed at 50:1 or 100:1. Figure 6 illustrates Mode 1 providing 2nd order notch, lowpass, and bandpass outputs. Mode 1 can be used to make high order Butterworth lowpass filters; it can also be used to make low Q notches and for cascading 2nd order bandpass functions tuned at the same center frequency with unity gain. Mode 1 is faster than Mode 3. Note that Mode 1 can only be implemented with 3 of the 4 LTC1164 sections because section D has no




Figure 6. Mode 1: 2nd Order Filter Providing Notch, Bandpass, Lowpass




MODES OF OPERATION

externally available summing node. Section D, however, can be internally connected in Mode 1 upon special request.

cheady described grounding, bypassing, and buffering rechniques are not practiced. Graph 6 is a vory goo. 8 bbM

Mode 3 is the second of the primary modes. In Mode 3, the ratio of the external clock frequency to the center frequency of each 2nd order section can be adjusted above or below 50:1 or 100:1. Side D of the LTC1164 can only be connected in Mode 3. Figure 7 illustrates Mode 3, the classical state variable configuration, providing highpass, bandpass, and lowpass 2nd order filter functions. Mode 3 is slower than Mode 1. Mode 3 can be used to make high order all-pole bandpass, lowpass, highpass and notch filters.



$$\begin{split} \text{MODE 3 (100:1):} \quad & f_0 = \frac{f_{CLK}}{100} \sqrt{\frac{R2}{R4}}, \ Q = \frac{R3}{R2} \sqrt{\frac{R2}{R4}}; \ H_{OHP} = -R2/R1; \\ & H_{OBP} = -R3/R1; \ H_{OLP} = -R4/R1 \end{split}$$

$$\text{MODE 3 (50:1):} \quad & f_0 = \frac{f_{CLK}}{50} \sqrt{\frac{R2}{R4}}, \ Q = \frac{1.005(\sqrt{R2/R4})}{(R2/R3) - (R2/16R4)}; \\ & H_{OHP} = -R2/R1; \ H_{OBP} = -\frac{R3/R1}{1 - (R3/16R4)}; \ H_{OLP} = -R4/R1 \end{split}$$

NOTE: THE 50:1 EQUATIONS FOR MODE 3 ARE DIFFERENT FROM THE EQUATIONS FOR MODE 3 OPERATION OF THE LTC1059, LTC1060 AND LTC1061. START WITH $f_0,$ CALCULATE R2/R4, SET R4; FROM THE Q VALUE, CALCULATE R3:

$$\mbox{R3} = \frac{\mbox{R2}}{\frac{1.005}{\mbox{Q}} \sqrt{\frac{\mbox{R2}}{\mbox{R4}}} + \frac{\mbox{R2}}{16\mbox{R4}}} \ ; \mbox{THEN CALCULATE R1 TO SET}$$
 THE DESIRED GAIN.

Figure 7. Mode 3: 2nd Order Filter Providing Highpass, Bandpass, Lowpass

When the internal clock to center frequency ratio is set at 50:1, the design equations for Q and bandpass gain are different from the 100:1 case. This was done to provide speed without penalizing the noise performance.


SECONDARY MODES and a select flugglin staff. Visions much

Mode 1b

Mode 1b is derived from Mode 1. In Mode 1b, Figure 8, two additional resistors R5 and R6, are added to alternate the amount of voltage fed back from the low pass output into the input of the SA (or SB or SC) switched capacitor summer. This allows the filter clock to center frequency ratio to be adjusted beyond 50:1 or 100:1. Mode 1b maintains the speed advantages of Mode 1.

Mode 2

Mode 2 is a combination of Mode 1 and Mode 3, as shown in Figure 9. With Mode 2, the clock to center frequency ratio, f_{CLK}/f_0 , is always less than 50:1 or 100:1. The advantage of Mode 2 is that it provides less sensitivity to resistor tolerances than does Mode 3. As in Mode 1, Mode 2 has



$$H_{ON1}(f \to 0) = H_{ON2} \left(f \to \frac{f_{CLK}}{2} \right) = -\frac{R2}{R1}, H_{OLP} = \frac{-R2/R1}{R6/(R5 + R6)}$$

 $H_{OBP} = -\frac{R3}{R1}$; $(R5//R6) < 5k\Omega$

Figure 8. Mode 1b: 2nd Order Filter Providing Notch, Bandpass, Lowpass

MODES OF OPERATION

a notch output which depends on the clock frequency, and the notch frequency is therefore less than the center frequency, f_0 .

When the internal clock to center frequency ratio is set at 50:1, the design equations for Q and bandpass gain are different from the 100:1 case.

Mode 3A

This is an extension of Mode 3 where the highpass and lowpass output are summed through two external resistors R_h and R_l to create a notch. This is shown in Figure 10. Mode 3A is more versatile than Mode 2 because the notch

frequency can be higher or lower than the center frequency of the 2nd order section. The external op amp of Figure 10 is not always required. When cascading the sections of the LTC1164, the highpass and lowpass outputs can be summed directly into the inverting input of the next section. The topology of Mode 3A is useful for elliptic highpass and notch filters with clock to cutoff frequency ratios higher than 100:1. This is often required to extend the allowed input signal frequency range and to avoid premature aliasing.

When the internal clock to center frequency ratio is set at 50:1, the design equations for Q and bandpass gain are different from the 100:1 case.

MODE 2 (100:1):
$$t_0 = \frac{f_{CLK}}{100} \sqrt{1 + \frac{R2}{R4}}; \ f_n = \frac{f_{CLK}}{50}; \ O = \frac{R3}{R2} \sqrt{1 + \frac{R2}{R4}}; \ H_{OLP} = \frac{-R2/R1}{1 + (R2/R4)}$$

$$H_{OBP} = -R3/R1; \ H_{ONI}(f - O) = \frac{-R2/R1}{1 + (R2/R4)}; \ H_{ON2}\left(f - \frac{f_{CLK}}{2}\right) = -R2/R1$$

$$MODE 2 (50:1): \quad f_0 = \frac{f_{CLK}}{50} \sqrt{1 + \frac{R2}{R4}}; \ f_n = \frac{f_{CLK}}{50}; \ O = \frac{1.005(\sqrt{1 + R2/R4})}{(R2/R3) - (R2/16R4)}; \ H_{OLP} = \frac{-R2/R1}{1 + (R2/R4)}$$

$$H_{OBP} = -\frac{R3/R1}{1 - (R3/16R4)}; \ H_{ON1}(f - O) = \frac{-R2/R1}{1 + (R2/R4)}$$

$$H_{ON2}\left(f - \frac{f_{CLK}}{2}\right) = -R2/R1$$

$$H_{ON3}\left(f - \frac{f_{CLK$$

Figure 9. Mode 2: 2nd Order Filter Providing Notch, Bandpass, Lowpass




Figure 10. Mode 3A: 2nd Order Filter Providing Highpass, Bandpass, Lowpass, Notch






Figure 11. 8th Order Lowpass Butterworth, Passband Noise 90µV_{RMS} (Also Refer to the LTC1164-5)



Graph 9. LTC1164 8th Order Butterworth, f_{CLK} = 500kHz, f_{-3dB} = 10kHz



Graph 10. LTC1164 8th Order Butterworth, $f_{CLK} = 500 kHz$, $f_{-3dB} = 10 kHz \pm 8V$, A. $2V_{RMS}$, B. $4V_{RMS}$





Figure 12. 8th Order Lowpass Single Supply Elliptic-Bessel Transitional Filter

Total Supply Current = 4mA, Passband Noise 50µV_{RMS}



Graph 11. LTC1164 8th Order Lowpass, Elliptic-Bessel Transitional Filter Single 5V Supply

8




Figure 13. LTC1164 8th Order Lowpass Elliptic, $f_{CUTOFF} = 5$ kHz, $f_{CLK} = 250$ kHz, -78dB at 10kHz, Passband Noise = 110 μ V $_{RMS} \pm 5$ V (Also Refer to the LTC1164-6)




Figure 14. LTC1164 8th Order Lowpass Elliptic, f_{CUTOFF} = 5kHz




Figure 15. LTC1164 9th Order Lowpass Elliptic, Fixed f_CUTOFF = 4kHz, f_CLK = 400kHz, -74dB at 5kHz, Passband Noise = $210\mu V_{RMS}\pm5V$





Figure 16. LTC1164 9th Order Lowpass Elliptic, f_{CUTOFF} = 4kHz



SYTHENS

SECTION 9— MICROPROCESSOR SUPERVISORY CIRCUITS

9





SECTION 9—MICROPROCESSOR SUPERVISORY CIRCUITS

INDEX	9-2
SELECTION GUIDE	9-3
PROPRIETARY PRODUCTS	
LTC690/LTC691/LTC694/LTC695, Microprocessor Supervisory Circuits	9-4
LTC699, Microprocessor Supervisory Circuit	9-18
LTC1232, Microprocessor Supervisory Circuit	9-22
LTC1235 Microprocessor Supervisory Circuit with Conditional Battery Backun	



LTC FAMILY OF SUPERVISORY CIRCUIT PRODUCTS

FUNCTION	LTC1235	LTC690	LTC691	LTC694	LTC695	LTC699	LTC1232
Pushbutton Reset	X						X
Battery Backup Switching	X	. X	Х	Х	Х		
Conditional Battery Backup	X				Marie Danie		
RAM Write Protect	X	0222/	X		X		90,455 00
Watchdog Timer	X	X	X	Х	X	Х	Χ
Power Fail Warning	X	X	Х	Х	Х		
Power Up/Down Reset	X	X	X	X	X X	X	X
Reset Threshold (V)	4.65	4.65	4.65	4.65	4.65	4.65	4.62/4.37
Reset Pulse Width (ms)	200	50	50	200	200	200	610
Guaranteed Reset Level (V _{CC})	1.0	1.0	1.0	1.0	1.0	1.0	1.0
Power Supply Current (µA)	600	600	600	600	600	600	500
Packages: Plastic	16	8	16	8	16	8	8
Ceramic DIP	Dly line, 37 ten	8	16	8	16	agaziev nu	W Precisi
SOIC	16*	8	16*	8	16*	8 193	8
Temperature Ranges	C	C, I, M	C, I, M	C, I, M	C, I, M	C	C, I

Notes: $C = 0^{\circ}C$ to $+70^{\circ}C$ $I = -40^{\circ}C$ to $+85^{\circ}C$ $M = -55^{\circ}C$ to $+125^{\circ}C$

*0.3 Inch Wide SOL Package

DEFINITIONS OF FUNCTIONS

Pushbutton Reset: Provides a manual reset input, usually triggered by a pushbutton switch, which is debounced and will initiate the usual reset sequence.

Battery Backup Switching: When V_{CC} drops below the battery voltage, V_{OUT} is connected to V_{BATT} and the device is placed in standby mode to conserve power. This provides backup power to the CMOS RAM while consuming less than 1µA of supply current.

Conditional Battery Backup: Electrically disconnects the battery during shipment and storage to prevent unnecessary discharge. Disconnection is done by detecting the power down sequencing of the supply and battery inputs.

RAM Write Protect: The system RAM enable line is gated by the supervisory circuit. When the supply voltage drops below the reset voltage threshold, the enable line is inhibited, preventing erroneous data from being written into the

16 RESET

RAM when V_{CC} is at an invalid level. The maximum enable delay for LTC's supervisors is 45ns.


Watchdog Timer: Monitors the activity of the µP. The processor must toggle this input line before the given timeout period expires, or a reset will be initiated. This function is intended to prevent µP's from becoming accidentally stalled in microcode loops indefinitely.


Power Fail Warning: Provides early warning to the µP of an impending power failure by monitoring the unregulated power supply. This gives the processor time to perform shutdown activities before all regulated power is lost.

Power Up/Down Reset: Resets the µP when the power supply line drops below the preset threshold. LTC's supervisors will hold the reset line low down to supply voltages of 1.0V, providing a reliable reset through V_{CC} voltages which may allow the processor to begin operation.

PIN CONFIGURATIONS

VBATT






5 NC

GND 4

TOP VIEW





Microprocessor Supervisory Circuits

FEATURES

- Guaranteed Reset Assertion at V_{CC} = 1V
- 1.5mA Maximum Supply Current
- Fast (35ns Max.) Onboard Gating of RAM Chip Enable Signals
- SO-8 and SO-16 Packaging
- 4.65V Precision Voltage Monitor
- Power OK/Reset Time Delay: 50ms, 200ms, or Adjustable
- Minimum External Component Count
- 1µA Maximum Standby Current
- Voltage Monitor for Power Fail or Low Battery Warning
- Thermal Limiting
- Performance Specified Over Temperature
- Superior Upgrade for MAX690 Family

APPLICATIONS

- Critical µP Power Monitoring
- Intelligent Instruments
- Battery-Powered Computers and Controllers
- Automotive Systems


DESCRIPTION

The LTC690 family provides complete power supply monitoring and battery control functions for microprocessor reset, battery backup, CMOS RAM write protection, power failure warning and watchdog timing. A precise internal voltage reference and comparator circuit monitor the power supply line. When an out-of-tolerance condition occurs, the reset outputs are forced to active states and the Chip Enable output unconditionally write-protects external memory. In addition, the RESET output is guaranteed to remain logic low even with $V_{\rm CC}$ as low as 1V.


The LTC690 family powers the active CMOS RAMs with a charge pumped NMOS power switch to achieve low dropout and low supply current. When primary power is lost, auxiliary power, connected to the battery input pin, powers the RAMs in standby through an efficient PMOS switch.

For an early warning of impending power failure, the LTC690 family provides an internal comparator with a user-defined threshold. An internal watchdog timer is also available, which forces the reset pins to active states when the watchdog input is not toggled prior to a preset time-out period.

TYPICAL APPLICATION



MICROPROCESSOR RESET, BATTERY BACKUP, POWER FAILURE WARNING AND WATCHDOG TIMING ARE ALL IN A SINGLE CHIP FOR MICROPROCESSOR SYSTEMS.




ABSOLUTE	MAXIMUM	RATINGS
(Notes 1 and 2)		

V
V
()
A
A
A
1

V _{OUT} Output Current	Short Circuit Protected
Power Dissipation	500mW
Operating Temperature Range	
LTC690/91/94/95C	0°C to 70°C
LTC690/91/94/95I	40°C to 85°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10	sec.) 300°C

PACKAGE/ORDER INFORMATION

(Note 3)



PRODUCT SELECTION GUIDE

PART NUMBER	CHIP ENABLE SIGNALS	RESET ACTIVE TTIME	WATCHDOG TIME-OUT PERIOD	BASE DRIVE FOR EXT. PNP TRANSISTOR	ADDITIONAL OUTPUTS WDO, RESET, LOW LINE
LTC690	No	50ms	1.6 sec	No	No
LTC691	Yes	50ms or Adjustable	1.6 sec or Adjustable	Yes	Yes Yes
LTC694	No	200ms	1.6 sec	No	No
LTC695	Yes	200ms or Adjustable	1.6 sec or Adjustable	Yes	Yes

ELECTRICAL CHARACTERISTICS

 V_{CC} = Full Operating Range, V_{BATT} = 2.8V, T_A = 25°C, unless otherwise noted.

PARAMETER 100 100 100 100 100 100 100 100 100 10	CONDITONS			MIN	TYP	MAX	UNITS
Battery Backup Switching	.OV Power Dissipation	a of YE.	0	emercon contra			ggV III
Operating Voltage Range V _{CC} V _{BATT}		8 of VE. .0+ TUC	(V,	4.75 2.0		5.5 4.25	HA V
V _{OUT} Output Voltage		I _{OUT} = 1mA			$V_{CC} - 0.005$ $V_{CC} - 0.005$		ov V
	1 50 4	20		V _{CC} - 0.5	V _{CC} - 0.25		AS II
V _{OUT} in Battery Backup Mode	I _{OUT} = 250μA, V _{CC} < V _{BATT}			V _{BATT} - 0.1	V _{BATT} - 0.02		V
Supply Current (exclude I _{OUT})	I _{OUT} ≤ 50mA		•		0.6 0.6	1.5 2.5	mA
Supply Current in Battery Backup Mode	V _{CC} = 0V, V _{BATT} = 2.8V	NAME OF THE OWNER, OWNE	•	HE SATER	0.04 0.04	1 5	μΑ
Battery Standby Current (+ = Discharge, - = Charge)	5.5 > V _{CC} > V _{BATT} + 0.2V	TRA9	•	-0.1 -1.0	W	+0.02	μА
Battery Switchover Threshold V _{CC} - V _{BATT}	Power Up Power Down				70 50	II III	mV
Battery Switchover Hysteresis	Ver 3 Ver		วลา	Y 3	20		mV
BATT ON Output Voltage (Note 4)	I _{SINK} = 3.2mA		100		MI 30 (81) 18	0.4	V
BATT ON Output Short Circuit Current (Note 4)	BATT ON = V _{OUT} Sink Curre	2,000,000	990		35	outs [E] #	TTAR M
GIGSGOTT 10M TIE	BATT ON = 0V Source Current			0.5	IOW 1	25	μΑ
Reset and Watchdog Timer	F NI 380				nst 1073	11/10	080
Reset Voltage Threshold	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		•	4.5	4.65	4.75	V
Reset Threshold Hysteresis	0413				40	NOATH	m۷
Reset Active Time (LTC690/91) (Note 5)	OSC SEL HIGH, V _{CC} = 5V		•	40 35	50 50	60 70	ms
Reset Active Time (LTC694/95) (Note 5)	OSC SEL HIGH, V _{CC} = 5V	BIACOS Busines	•	160 140	200 200	240 280	ms
Watchdog Timeout Period, Internal Oscillator		8140A4 \$1414(•	1.2 1.0	1.6 1.6	2.0 2.25	sec
6941	Short Period, V _{CC} = 5V		•	80 70	100 100	120 140	ms
Watchdog Time-out Period, External Clock (Note 6)	Long Period Short Period			4032 960		4097 1025	Clock
Reset Active Time PSRR	to entre expressions one expression of rest	TO SERVE STORE		int was excellent		PATER THE SERVICE	ms/V
Watchdog Time-out Period PSRR, Internal OSC		25.8	TR.	in an	read tax	o trailing	ms/V
Minimum WDI Input Pulse Width	V _{IL} = 0.4V, V _{IH} = 3.5V		•	200			ns
RESET Output Voltage At V _{CC} = 1V	$I_{SINK} = 10\mu A$, $V_{CC} = 1V$	AW		TERM TREET	4	200	mV
RESET and LOW LINE Output Voltage (Note 4)	$I_{SINK} = 1.6$ mA, $V_{CC} = 4.25$ V $I_{SOURCE} = 1$ µA, $V_{CC} = 5$ V			3.5	GHALS No	0.4	V
RESET and WDO Output Voltage (Note 4)	$I_{SINK} = 1.6$ mA, $V_{CC} = 5$ V SOURCE = 1 μ A, $V_{CC} = 4.25$ V		elds	3.5	e esy	0.4	MOTEL V

ELECTRICAL CHARACTERISTICS

V_{CC} = Full Operating Range, V_{BATT} = 2.8V, T_A = 25°C, unless otherwise noted.

PARAMETER	CONDITONS		MIN	TYP	MAX	UNITS
RESET, RESET, WDO, LOW LINE	Output Source Current		1	3	25	μΑ
Output Short Circuit Current (Note 4)	Output Sink Current			25		m/
WDI Input Threshold	Logic Low Logic High	1	2.0		0.8	V
WDI Input Current	WDI = V _{OUT} WDI = 0V		-50	4 -8	50	μΑ
Power Fail Detector						
PFI Input Threshold	V _{CC} = 5V		1.25	1.3	1.35	V
PFI Input Threshold PSRR		747	13. 3	0.3		mV/V
PFI Input Current				±0.01	±25	nA
PFO Output Voltage (Note 4)	I _{SINK} = 3.2mA I _{SOURCE} = 1μA		3.5		0.4	V
PFO Short Circuit Source Current	PFI = HIGH, PFO = 0V	1	1	3	25	μΑ
(Note 4)	PFI = LOW, PFO = V _{OUT}	1 03	25			mA
PFI Comparator Response Time (falling)	$\Delta V_{IN} = -20$ mV, $V_{OD} = 15$ mV	7	2			μ
PFI Comparator Response Time (rising) (Note 4)	$\Delta V_{IN} = 20$ mV, $V_{OD} = 15$ mV with 10 k Ω Pullup		40 8			μs
Chip Enable Gating					BLI	
CE IN Threshold	V _{IL} V _{IH}	HOLT	2.0	TOW .	0.8	V
CE IN Pullup Current (Note 7)				3		μΑ
CE OUT Output Voltage	I _{SINK} = 3.2mA I _{SOURCE} = 3.0mA I _{SOURCE} = 1μA, V _{CC} = 0V	r stales	V _{OUT} – 1.5 V _{OUT} – 0.05		0.4	V
CE Propagation Delay	V _{CC} = 5V, C _L = 20pF		tions nin a	20 20	35 45	ns
CE OUT Output Short Circuit Current	Output Source Current Output Sink Current			30 35	ages Byt.	g mA
Oscillator	Wol ason hit I yet the figures	Alvo V	ioniam qui a	BROKE TOT THE	and abrito	Verun
OSC IN Input Current (Note 7)	administra au c 99 / morma	JO ISIN	on grawa.	±2	11-6 10 1018	μА
OSC SEL Input Pullup Current (Note 7)	David mario mario mario della	Willian I	to tighteeth of	5	WOULD TOWN	μА
OSC IN Frequency Range	OSC SEL = 0V	•	0	M revenue rind	250	kHz
OSC IN Frequency with External Capacitor	OSC SEL = 0V, C _{OSC} = 47pF	PER TAN	H 10 FED III	4	to for your and	kHz

The • denotes specifications which apply over the operating temperature range.

Note 1: Absolute maximum ratings are those values beyond which the life of device may be impaired.

Note 2: All voltage values are with respect to GND.

Note 3: For military temperature range parts or for the LTC692 and LTC693, consult the factory.

Note 4: The output pins of BATT ON, LOW LINE, PFO, WDO, RESET and RESET have weak internal pullups of typically 3µA. However, external pullup resistors may be used when higher speed is required.


Note 5: The LTC690 and LTC691 have minimum reset active time of 35ms (50ms typically) while the LTC694 and LTC695 have longer minimum

reset active time of 140ms (200ms typically). The reset active time of the LTC691 and LTC695 can be adjusted (see Table 2 in Applications Information Section).

Note 6: The external clock feeding into the circuit passes through the oscillator before clocking the watchdog timer (See BLOCK DIAGRAM). Variation in the time-out period is caused by phase errors which occur when the oscillator divides the external clock by 64. The resulting variation in the time-out period is 64 clocks plus one clock of jitter.

Note 7: The input pins of $\overline{\text{CE}}$ IN, OSC IN and OSC SEL have weak internal pullups which pull to the supply when the input pins are floating.

BLOCK DIAGRAM



PIN FUNCTIONS

 V_{CC} : +5V supply input. The V_{CC} pin should be bypassed with a 0.1 μ F capacitor.

 V_{OUT} : Voltage output for backed up memory. Bypass with a capacitor of 0.1μF or greater. During normal operation, V_{OUT} obtains power from V_{CC} through an NMOS power switch, M1, which can deliver up to 50mA and has a typical on resistance of 5Ω. When V_{CC} is lower than V_{BATT} , V_{OUT} is internally switched to V_{BATT} . If V_{OUT} and V_{BATT} are not used, connect V_{OUT} to V_{CC} .

 V_{BATT} : Backup battery input. When V_{CC} falls below V_{BATT} , auxiliary power, connected to V_{BATT} , is delivered to V_{OUT} through PMOS witch, M2. If backup battery or auxiliary power is not used, V_{BATT} should be connected to GND.

GND: Ground pin.

BATT ON: Battery on logic output from comparator C2. BATT ON goes low when V_{OUT} is internally connected to V_{CC} . The output typically sinks 35mA and can provide base drive for an external PNP transistor to increase the output current above the 50mA rating of V_{OUT} . BATT ON goes high when V_{OUT} is internally switched to V_{BATT} .

PFI: Power Failure Input. PFI is the noninverting input to the Power Fail Comparator, C3. The inverting input is internally connected to a 1.3V reference. The Power Failure Output remains high when PFI is above 1.3V and goes low when PFI is below 1.3V. Connect PFI to GND or V_{OUT} when C3 is not used.



PIN FUNCTIONS

PFO: Power Failure Output from C3. PFO remains high when PFI is above 1.3V and goes low when PFI is below 1.3V. When V_{CC} is lower than V_{BATT}, C3 is shut down and PFO is forced low.

RESET: Logic output for μP reset control. Whenever V_{CC} falls below either the reset voltage threshold (4.65V, typically) or V_{BATT} , RESET goes active low. After V_{CC} returns to 5V, reset pulse generator forces RESET to remain active low for a minimum of 35ms for the LTC690 /1 (140ms for the LTC694/5). When the watchdog timer is enabled but not serviced prior to a preset time-out period, reset pulse generator also forces RESET to active low for a minimum of 35ms for the LTC690/1 (140ms for the LTC694/5) for every preset time-out period (see Figure 10). The reset active time is adjustable on the LTC691/5.

RESET: RESET is an active high logic ouput. It is the inverse of RESET.

LOW LINE: Logic output from comparator C1. LOW LINE indicates a low line condition at the V_{CC} input. When V_{CC} falls below the reset voltage threshold (4.65V typically), LOW LINE goes low. As soon as V_{CC} rises above the reset voltage threshold, LOW LINE returns high (see Figure 1). LOW LINE goes low when V_{CC} drops below V_{BATT} (see Table 1).

WDI: Watchdog Input, WDI, is a three level input. Driving WDI either high or low for longer than the watchdog time-out period, forces both RESET and WDO low. Floating WDI disables the Watchdog Timer. The timer resets itself with each transition of the Watchdog Input (see Figure 10).

WDO: Watchdog logic output. When the watchdog input remains either high or low for longer than the watchdog

time-out period, \overline{WDO} goes low. \overline{WDO} is set high whenever there is a transition on the WDI pin, or \overline{LOW} LINE goes low. The watchdog timer can be disabled by floating WDI (see Figure 10).


CE IN: Logic input to the Chip Enable gating circuit. CE IN can be derived from microprocessor's address line and/or decoder output. See Applications Information Section and Figure 4 for additional information.


 $\overline{\text{CE}}$ OUT: Logic output on the $\overline{\text{Chip}}$ Enable gating circuit. When V_{CC} is above the reset voltage threshold, $\overline{\text{CE}}$ OUT is a buffered replica of $\overline{\text{CE}}$ IN. When V_{CC} is below the reset voltage threshold $\overline{\text{CE}}$ OUT is forced high (see Figure 4).


OSC SEL: Oscillator Selection input. When OSC SEL is high or floating, the internal oscillator sets the reset active time and watchdog time-out period. Forcing OSC SEL low, allows OSC IN be driven from an external clock signal or external capacitor be connected between OSC IN and GND.


OSC IN: Oscillator Input. OSC IN can be driven by an external clock signal or external capacitor can be connected between OSC IN and GND when OSC SEL is forced low. In this configuration the nominal reset active time and watchdog time-out period are determined by the number of clocks or set by the formula (see Applications Information Section). When OSC SEL is high or floating, the internal oscillator is enabled and the reset active time is fixed at 50ms typical for the LTC691 and 200ms typical for the LTC695. OSC IN selects between the 1.6 seconds and 100ms typical watchdog time-out periods. In both cases, the time-out period immediately after a reset is 1.6 seconds typical.


TYPICAL PERFORMANCE CHARACTERISTICS























Microprocessor Reset

The LTC690 family uses a bandgap voltage reference and a precision voltage comparator C1 to monitor the 5V supply input on V_{CC} (see BLOCK DIAGRAM). When V_{CC} falls below the reset voltage threshold, the RESET output is forced to active low state. The reset voltage threshold accounts for a 5% variation on V_{CC}, so the RESET output becomes active low when V_{CC} falls below 4.75V (4.65V typical). On power-up, the RESET signal is held active low for a minimum of 35ms for the LTC690/1 (140ms for the LTC694/5) after reset voltage threshold is reached to allow the power supply and microprocessor to stabilize. The reset active time is adjustable on the LTC691/5. On powerdown, the RESET signal remains active low even with V_{CC} as low as 1V. This capability helps hold the microprocessor in stable shutdown condition. Figure 1 shows the timing diagram of the RESET signal.

The precision voltage comparator, C1, typically has 40mV of hysteresis which ensures that glitches at V_{CC} pin do not activate the \overline{RESET} output. Response time is typically $10\mu s$. To help prevent mistriggering due to transient loads, V_{CC} pin should be bypassed with a $0.1\mu F$ capacitor with the leads trimmed as short as possible.

The LTC691 and LTC695 have two additional outputs: RESET and LOW LINE. RESET is an active high output and

is the inverse of RESET. $\overline{\text{LOW LINE}}$ is the output of the precision voltage comparator C1. When V_{CC} falls below the reset voltage threshold, $\overline{\text{LOW LINE}}$ goes low. $\overline{\text{LOW LINE}}$ returns high as soon as V_{CC} rises above the reset voltage threshold.

Battery Switchover

The battery switchover circuit compares V_{CC} to the V_{BATT} input, and connects V_{OUT} to whichever is higher. When V_{CC} is rising and is 70mV higher than V_{BATT} , the battery switchover comparator, C2, connects V_{OUT} to V_{CC} through a charge pumped NMOS power switch, M1. When V_{CC} falls to 50mV greater than V_{BATT} , C2 connects V_{OUT} to V_{BATT} through a PMOS switch, M2. C2 has typically 20mV of hysteresis to prevent spurious switching when V_{CC} remains nearly equal to V_{BATT} . The response time of C2 is approximately 20µs.

During normal operation, the LTC690 family uses a charge pumped NMOS power switch to achieve low dropout and low supply current. This power switch can deliver up to 50mA to V_{OUT} from V_{CC} and has a typical on resistance of 5Ω . The V_{OUT} pin should be bypassed with a capacitor of $0.1\mu F$ or greater to ensure stability. Use of a larger bypass capacitor is advantageous for supplying current to heavy transient loads.




Figure 1. Reset Active Time

When operating currents larger than 50mA are required from V_{OUT} , or a lower dropout (V_{CC} - V_{OUT} voltage differential) is desired, the LTC691 and LTC695 should be used. These products provide BATT ON output to drive the base of external PNP transistor (Figure 2). If higher currents are needed with the LTC690 and LTC694, a high current Schottky diode can be connected from the V_{CC} pin to the V_{OLIT} pin to supply the extra current.




Figure 2. Using BATT ON to Drive External PNP Transistor

The LTC690 family is protected for safe area operation with short circuit limit. Output current is limited to approximately 200mA. If the device is overloaded for long period of time, thermal shutdown turns the power switch off until the device cools down. The threshhold temperature for thermal shutdown is approximately 155°C with about 10°C of hysteresis which prevents the device from oscillating in and out of shutdown.

The PNP switch used in competitive devices was not chosen for the internal power switch because it injects unwanted current into the substrate. This current is collected by the V_{BATT} pin in competitive devices and adds to the charging current of the battery which can damage lithium batteries. LTC690 family uses a charge pumped NMOS power switch to eliminate unwanted charging current while achieving low dropout and low supply current. Since no current goes to the substrate, the current collected by V_{BATT} pin is strictly junction leakage.

A 125Ω PMOS switch connects the V_{BATT} input to V_{OUT} in battery backup mode. The switch is designed for very low dropout voltage (input-to-output differential). This feature is advantageous for low current applications such as battery backup in CMOS RAM and other low power CMOS circuitry. The supply current in battery backup mode is $1\mu A$ maximum.

The operating voltage at the V_{BATT} pin ranges from 2.0V to 4.25V. High value capacitors, such as electrolytic or farad-size double layer capacitors, can be used for short term memory backup instead of a battery. The charging resistor for both capacitors and rechargeable batteries should be connected to V_{OUT} since this eliminates the discharge path that exists when the resistor is connected to V_{CC} (Figure 3).




Figure 3. Charging External Battery Through Vout

Replacing the Backup Battery

When changing the backup battery with system power on, spurious resets can occur while battery is removed due to battery standby current. Although battery standby current is only a tiny leakage current, it can still charge up the stray capacitance on the V_{BATT} pin. The oscillation cycle is as follows: When V_{BATT} reaches within 50mV of V_{CC} , the LTC690 switches to battery backup. V_{OUT} pulls V_{BATT} low and the device goes back to normal operation. The leakage current then charges up the V_{BATT} pin again and the cycle repeats.

If spurious resets during battery replacement pose no problems, then no action is required. Otherwise, two methods can be used to eliminate this problem. First, a capacitor from V_{BATT} to GND will allow time for battery replacement by slowing the charge rate. For example, the battery standby current is $1\mu A$ maximum over temperature and the external capacitor required to slow the charge rate is:

$$C_{EXT} \ge T_{REO'D} \left(\frac{1\mu A}{V_{CC} - V_{BATT}} \right)$$

where $T_{\mbox{\scriptsize REQ'D}}$ is the maximum time required to replace the

backup battery. With V_{CC} = 4.5V, V_{BATT} = 3V and T_{REO'D} = 3 sec, the value for external capacitor is 2µF. Second, a resistor from V_{BATT} to GND will hold the pin low while changing the battery. For example, the battery standby current is 1µA maximum over temperature and the external resistor required to hold VBATT below VCC is:

$$R \leq \frac{V_{CC} - 50mV}{1\mu A}$$

With $V_{CC} = 4.5V$, a $4.3M\Omega$ resistor will work. With a 3V battery, this resistor will draw only 0.7µA from the battery, which is negligible in most cases.

Table 1. I	nput and Output Status in Battery Backup Mode
SIGNAL	STATUS
V _{CC}	C2 monitors V _{CC} for active switchover.
Vout	V _{OUT} is connected to V _{BATT} through an internal PMOS switch.
VBATT	The supply current is 1µA maximum.
BATT ON	Logic high. The open circuit output voltage is equal to V _{OUT} .
PFI	Power Failure Input is ignored.
PFO	Logic low salidates enamotisseemod and natisfing
RESET	Logic low
RESET	Logic high. The open circuit output voltage is equal to V _{OUT} .
LOW LINE	Logic low
WDI	Watchdog Input is ignored.
WDO	Logic high. The open circuit output voltage is equal to V_{OUT} .
CE IN	Chip Enable Input is ignored.
CE OUT	Logic high. The open circuit output voltage is equal to V_{OUT} .
OSC IN	OSC IN is ignored.
OSC SEL	OSC SEL is ignored.

Table 1 shows the state of each pin during battery backup. When the battery switchover section is not used, connect VBATT to GND and VOUT to VCC.

Memory Protection

The LTC691 and LTC695 include memory protection circuitry which ensures the integrity of the data in memory by preventing write operations when V_{CC} is at invalid level. Two additional pins, CE IN and CE OUT, control the Chip Enable or Write inputs of CMOS RAM. When V_{CC} is +5V, CE OUT follows CE IN with a typical propagation delay of 20ns. When V_{CC} falls below the reset voltage threshold or VBATT, CE OUT is forced high, independent of CE IN. CE OUT is an alternative signal to drive the CE, CS, or Write input of battery-backed up CMOS RAM. CE OUT can also be used to drive the Store or Write input of an EEPROM, EAROM or NOVRAM to achieve similar protection. Figure 4 shows the timing diagram of \overline{CE} IN and \overline{CE} OUT.

CE IN can be derived from the microprocessor's address decoder output. Figure 5 shows a typical nonvolatile CMOS RAM application.

Memory protection can also be achieved with the LTC690 and LTC694 by using RESET as shown in Figure 6.




Figure 4. Timing Diagram for CE IN and CE OUT




Figure 5. A Typical Nonvolatile CMOS RAM Application




Figure 6. Write Protect for RAM with LTC690 or LTC694




Figure 7. Monitoring *Unregulated* DC Supply with the LTC690's Power Fail Comparator




Figure 8. Monitoring Regulated DC Supply with the LTC690's Power Fail Comparator

Power Fail Warning

The LTC690 family generates a Power Failure Output (PFO) for early warning of failure in the microprocessor's power supply. This is accomplished by comparing the Power Failure Input (PFI) with an internal 1.3V reference. PFO goes low when the voltage at PFI pin is less than 1.3V. Typically PFI is driven by an external voltage divider (R1 and R2 in Figures 7 and 8) which senses either an unregulated DC input or a regulated 5V output. The voltage divider ratio can be chosen such that the voltage PFI pin falls below 1.3V several milliseconds before the +5V supply falls below the maximum reset voltage threshold 4.75V. PFO is normally used to interrupt the microprocessor to execute shut-down procedure between PFO and RESET or RESET.

The power fail comparator, C3, does not have hysteresis. Hysteresis can be added however, by connecting a resistor between the PFO output and the noninverting PFI input pin as shown in Figures 7 and 8. The upper and lower trip points in the comparator are established as follows:

When \overline{PFO} output is low, R3 sinks current from the summing junction at the PFI pin.

$$V_{H} = 1.3 V \left(1 + \frac{R1}{R2} + \frac{R1}{R3} \right)$$

When PFO output is high, the series combination of R3 and R4 source current into the PFI summing junction.

$$V_L = 1.3V \left(1 + \frac{R1}{R2} - \frac{(5V - 1.3V)R1}{1.3V(R3 + R4)} \right)$$

Assuming R4«R3,
$$V_{HYSTERESIS} = 5V \frac{R1}{R3}$$

Example 1: The circuit in Figure 7 demonstrates the use of the power fail comparator to monitor the unregulated power supply input. Assuming the the rate of decay of the supply input V_{IN} is 100mV/ms and the total time to execute a shut-down procedure is 8ms. Also the noise of V_{IN} is 200mV. With these assumptions in mind, we can reasonably set $V_L = 7.5$ V which 1.25V greater than the sum of maximum reset voltage threshold and the dropout voltage

of LT1086-5 (4.75V + 1.5V) and V_{HYSTERESIS} = 850mV.

$$V_{\text{HYSTERESIS}} = 5V \frac{\text{R1}}{\text{R3}} = 850V$$

$$R3 \approx 5.88 \text{ R1}$$

Choose R3 = $300k\Omega$ and R1 = $51k\Omega$. Also select R4 = $10k\Omega$ which is much smaller than R3.

$$7.5V = 1.3V \left(1 + \frac{51k\Omega}{R2} - \frac{(5V - 1.3V)51k\Omega}{1.3V(310k\Omega)} \right)$$

 $R2 = 9.7 k \Omega,$ Choose nearest 5% resistor 10k and recalculate V_{I} ,

$$V_{L} = 1.3V \left(1 + \frac{51k\Omega}{10k\Omega} - \frac{(5V - 1.3V)51k\Omega}{1.3V(310k\Omega)} \right) = 7.32V$$

$$V_{H} = 1.3V \left(1 + \frac{51k\Omega}{10k\Omega} + \frac{51k\Omega}{300k\Omega} \right) = 8.151V$$

$$\frac{(7.32V - 6.25V)}{100mV/ms} = 10.7ms$$

$$V_{HYSTERESIS} = 8.151V - 7.32V = 831mV$$

The 10.7ms allows enough time to execute shut-down procedure for microprocessor and 831mV of hysteresis would prevent PFO from going low due to the noise of V_{IN}.

Example 2: The circuit in Figure 8 can be used to measure the regulated 5V supply to provide early warning of power failure. Because of variations in the PFI threshold, this circuit requires adjustment to ensure the PFI comparator trips before the reset threshold is reached. Adjust R5 such that the $\overline{\text{PFO}}$ output goes low when the V_{CC} supply reaches the desired level (e.g., 4.85V).

Monitoring the Status of the Battery

C3 can also monitor the status of the memory backup battery (Figure 9). If desired, the $\overline{\text{CE}}$ OUT can be used to apply a test load to the battery. Since $\overline{\text{CE}}$ OUT is forced high in battery backup mode, the test load will not be applied to the battery while it is in use, even if the microprocessor is not powered.




Figure 9. Backup Battery Monitor with Optional Test Load

Watchdog Timer

The LTC690 family provides a watchdog timer function to monitor the activity of the microprocessor. If the microprocessor does not toggle the Watchdog Input (WDI) within a seleced time-out period. RESET is forced to active low for a minimum of 35ms for the LTC690/1 (140ms for the LTC694/5). The reset active time is adjustable on the LTC691/5. Since many systems can not service the watchdog timer immediately after a reset, the LTC691 and LTC695 have longer time-out period (1.0 second minimum) right after a reset is issued. The normal time-out period (70ms minimum) becomes effective following the first transition of WDI after RESET is inactive. The watchdog time-out period is fixed at 1.0 second minimum on the LTC690 and LTC694. Figure 10 shows the timing diagram of watchdog time-out period and reset active time. The watchdog time-out period is restarted as soon as RESET is inactive. When either a high-to-low or low-to-high transition occurs at the WDI pin prior to time-out, the watchdog time is reset and begins to time out again. To ensure the watchdog time does not time out, either a highto-low or low-to-high transition on the WDI pin must occur at or less than the minimum time-out period. If the input to the WDI pin remains either high or low, reset pulses will be issued every 1.6 seconds typically. The watchdog time can be deactivated by floating the WDI pin. The timer is also disabled when V_{CC} falls below the reset voltage threshold or VRATT.

The LTC691 and LTC695 provide an additional output (Watchdog Output, \overline{WDO}) which goes low if the watchdog timer is allowed to time out and remains low until set high by the next transition on the WDI pin. \overline{WDO} is also set high when V_{CC} falls below the reset voltage threshold or V_{BATT}.

The LTC691 and LTC695 have two additional pins OSC SEL and OSC IN, which allow reset active time and watchdog time-out period to be adjusted per Table 2. Several configurations are shown in Figure 11.

OSC IN can be driven by an external clock signal or an external capacitor can be connected between OSC IN and

GND when OSC SEL is forced low. In these configurations, the nominal reset active time and watchdog time-out period are determined by the number of clocks or set by the formula in Table 2. When OSC SEL is high or floating, the internal oscillator is enabled and the reset active time is fixed at 35ms minimum for the LTC691 and 140ms minimum for the LTC695. OSC IN selectes between the 1 second and 70ms minimum normal watchdog time-out periods. In both cases, the time-out period immediately after a reset is at least 1 second.




Figure 10. Watchdog Time-out Period and Reset Active Time




Figure 11. Oscillator Configurations

Table 2. LTC691 and LTC695 Reset Active Time and Watchdog Time-out Selections


	nomin	WATCHDOG TIM	ME-OUT PERIOD	RESET ACTIVE TIME		
OSC SEL VIGO	OSC SEL TOWN OSC IN TOWN OSC I	NORMAL (Short Period)	IMMEDIATELY AFTER RESET (Long Period)	LTC691	LTC695	
Low	External Clock Input	1024 clks	4096 clks	512 clks	2048 clks	
Low	External Capacitor*	$\frac{400\text{ms}}{47\text{pF}} \times \text{C}$	$\frac{1.6 \text{ sec}}{47 \text{pF}} \times \text{C}$	200ms 47pF × C	$\frac{800\text{ms}}{47\text{pF}} \times \text{C}$	
Floating or High Floating or High	Low Floating or High	100ms 1.6 sec	1.6 sec 1.6 sec	50ms 50ms	200ms 200ms	

^{*}The nominal internal frequency is 10.24kHz. The nominal oscillator frequency with external capacitor is F_{OSC} (Hz) = $\frac{184,000}{C(pF)}$

TYPICAL APPLICATIONS

Capacitor Backup with 74HC4016 Switch

Write Protect for Additional RAMs



9



Microprocessor Supervisory Circuit

FEATURES

- Guaranteed Reset Assertion at V_{CC} = 1V
- 1.5mA Maximum Supply Current
- SO-8 Packaging
- 4.65V Precision Voltage Monitor
- Power OK/Reset Time Delay: 200ms
- Minimum External Component Count
- Performance Specified Over Temperature
- Superior Upgrade for MAX699

APPLICATIONS

- Critical µP Power Monitoring
- Intelligent Instruments
- Computers and Controllers
- Automotive Systems

DESCRIPTION

The LTC699 provides power supply monitoring for microprocessor-based systems. The features include microprocessor reset and watchdog timing. Precise internal voltage reference and comparator circuit monitor the power supply line. When an out-of-tolerance condition occurs, the $\overline{\text{RESET}}$ output is forced to active low. In addition, the $\overline{\text{RESET}}$ output is guaranteed to remain logic low even with V_{CC} as low as 1V.

An internal watchdog timer is also available, which forces the RESET output to active low when the watchdog input is not toggled prior to the time-out period of 1.6 seconds.


The LTC699 is offered in DIP and surface mount packages.

TYPICAL APPLICATION

+SV VCC RESET PP RESET μP RESET μP SYSTEM I/O LINE O.1μF MICROPROCESSOR RESET AND WATCHDOG TIMING IN

A SINGLE CHIP FOR MICROPROCESSOR SYSTEMS

BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS

(Notes 1 and 2)

Terminal Voltage	
V _{CC}	0.3V to 6.0V
WDI Input	$-0.3V$ to $V_{CC} + 0.3V$
RESET Output	0.3V to 6V
Power Dissipation	500mW
Operating Temperature Range LTC699C	
LTC699C	0°C to 70°C
LTC699I	
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10	

PACKAGE/ORDER INFORMATION




ELECTRICAL CHARACTERISTICS $V_{CC} = +5V$, $T_A = 25^{\circ}C$, unless otherwise noted.

PARAMETER	CONDITONS	1000	MIN	TYP	MAX	UNITS
Operating Voltage Range			3.0		5.5	V
Supply Current				0.6 0.6	1.5 2.5	mA
Power Down Reset Assertion			4.5	4.65	4.75	V
Power Up Reset De-Assertion	20 001 25 00 25 0 25 25				4.75	V
Reset Threshold Hysteresis				40	900	mV
Reset Active Time		•	160 140	200 200	240 280	ms
Watchdog Time-out Period			1.2 1.0	1.6 1.6	2.0 2.25	sec
Reset Active Time PSRR		Sale I h	EDDE OF	1	THUL	ms/V
Watchdog Time-out Period PSRR				8		ms/V
Minimum WDI Input Pulse Width	V _{IL} = 0.4, V V _{IH} = 3.5V	•	200		INCC DOUGH	ns
RESET output Voltage at V _{CC} = 1V (Note 3)	I _{SINK} = 10μA, V _{CC} = 1V	omnale	apatiov o	4 5 6	200	mV
RESET output Voltage	I _{SINK} = 1.6mA, V _{CC} = 4.25V	G sett tot	Enomina I C	sets admos	0.4	V
RESET Output Short Circuit Current	Output Sink Current	Tall on V	ierlW /Mai	25	16. (See Bt	mA
WDI Input Threshold	Logic Low Logic High	i al Junio	2.0	ibrestaald, ta	0.8	en en V
WDI Input Current	WDI = V _{OUT} WDI = 0V		-50	4 -8	50	μА

The • denotes specifications which apply over the operating temperature

Note 1: Absolute maximum ratings are those values beyond which the life of device may be impaired.

Note 3: RESET is active low, open drain output.





PIN FUNCTIONS

 V_{CC} : +5V supply input. The V_{CC} pin should be bypassed with a $0.1 \mu F$ capacitor.


GND: Ground pin.


RESET: Open drain output for μP reset control. When V_{CC} falls below the reset voltage threshold (4.65V typically), RESET goes active low. After V_{CC} returns to 5V, the reset pulse generator forces RESET to remain active low for a minimum of 140ms . When the watchdog timer is enabled


but not serviced prior to the time-out period, the reset pulse generator also forces RESET to active low for a minimum of 140ms for every time-out period (see Figure 2).

WDI: Watchdog Input, WDI, is a three level input. Driving WDI either high or low for longer than the watchdog time-out period forces RESET low. Floating WDI disables the Watchdog Timer. The timer resets itself with each transition of the Watchdog Input (see Figure 2).

TYPICAL PERFORMANCE CHARACTERISTICS







APPLICATIONS INFORMATION

Microprocessor Reset

The LTC699 uses a bandgap voltage reference and a precision voltage comparator C1 to monitor the 5V supply input V_{CC} (see BLOCK DIAGRAM). When V_{CC} falls below the reset voltage threshold, the RESET output is forced to active low state. The reset voltage threshold accounts for a 5% variation on V_{CC} , so the RESET output becomes active low when V_{CC} falls below 4.65V typical. On power-up, the RESET signal is held active low for a minimum of 140ms after reset voltage threshold is reached to allow the power supply and microprocessor to stabilize. On power-

down, the \overline{RESET} signal remains active low even with V_{CC} as low as 1V. This capability helps hold the microprocessor in stable shutdown condition. Figure 1 shows the timing diagram of the \overline{RESET} signal.

The precision voltage comparator, C1, typically has 40mV of hysteresis which ensures that glitches at V_{CC} pin do not activate the RESET output. Response time is typically 10 μ s. To help prevent mistriggering due to transient loads, V_{CC} pin should be bypassed with a 0.1 μ F capacitor with the leads trimmed as short as possible.




Figure 1. Reset Active Time

Watchdog Timer

The LTC699 provides a watchdog timer function to monitor the activity of the microprocessor. If the microprocessor does not toggle the Watchdog Input (WDI) within the time-out period, RESET is forced to active low for a minimum of 140ms. The watchdog time-out period is fixed at a 1.0 second minimum on the LTC699, which is adequate time for most systems to service the watchdog timer immediately after a reset. Figure 2 shows the timing diagram of watchdog time-out period and reset active time. The watchdog time-out period is restarted as soon

as $\overline{\text{RESET}}$ is inactive. When either a high-to-low or low-to-high transition occurs at the WDI pin prior to time-out, the watchdog time is reset and begins to time out again. To ensure the watchdog time does not time out, either a high-to-low or low-to-high transition on the WDI pin must occur at or less than the minimum time-out period. If the input to the WDI pin remains either high or low, reset pulses will be issued every 1.6 seconds typically. The watchdog time can be deactivated by floating the WDI pin. The timer is also disabled when V_{CC} falls below the reset voltage threshold.




Figure 2. Watchdog Time-Out Period and Reset Active Time

0



Microprocessor Supervisory Circuit

FEATURES

- Guaranteed Reset Assertion at V_{CC} = 1V
- 8-Pin SOIC Plastic Package
- 2.0mA Maximum Supply Current
- 4.62V/4.37V Precision Voltage Monitor
- Power OK/Reset Time Delay: 600ms
- Minimum External Component Count
- Superior Upgrade for DS1232

APPLICATIONS

- Critical µP Power Monitoring
- Intelligent Instruments
- Computers and Controllers
- Automotive Systems


DESCRIPTION

The LTC1232 provides power supply monitoring, watchdog timing and external reset for microprocessor systems. A precise internal voltage reference and comparator circuit monitor the power supply line. When an out-of-tolerance condition occurs, the reset outputs are forced to active states. The \overline{RST} output is guaranteed to remain logic low even with V_{CC} as low as 1V.


The LTC1232 has an internal watchdog timer which forces the reset outputs to active states when the Strobe input is not forced low prior to a preset time-out period. The watchdog timing can be set to operate on time-out periods of typically 150ms, 600ms or 1.2 seconds.

The LTC1232 performs push-button reset control. The LTC1232 debounces the push-button input and guarantees an active reset pulse width of 250ms minimum.

TYPICAL APPLICATION



RST Ouput Voltage vs Supply Voltage




9

ABSOLUTE MAXIMUM RATINGS

(Notes 1 and 2)

Terminal Voltage	
V _{CC}	0.3V to 7.0V
ST and RST	0.3V to 7.0V
All Other Inputs and Outputs0.3	$3V$ to $V_{CC} + 0.3V$
Power Dissipation	500mW
Operating Temperature Range	
LTC1232C	0°C to 70°C
LTC1232I	40°C to 85°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 sec.)	300°C

PACKAGE/ORDER INFORMATION



PRODUCT SELECTION GUIDE

	Pins	Reset	Watchdog Timer	Battery Backup	Power Fail Warning	RAM Write Protect	Push-Button Reset	Conditional Battery Backup
LTC1232	8	X	Х	enmañ r	- Sail Opposite	23IT	X	AHD D
LTC690	8	X	Х	Χ	X			
LTC691	16	X	X	Χ	X	Χ	GETTINE DAT	Trions.
LTC694	8	X	X	Χ	X		W 325 U	
LTC695	16	X	X	Χ	X	Χ		
LTC699	8	X	X				244-254-2-1-D. T	
LTC1235	16	X	X	X	Х	X	X	Χ

RECOMMENDED OPERATING CONDITIONS $V_{CC} = Full Operating Range$

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
V _{CC}	Supply Voltage	That Yu. Yu.	•	4.5	5.0	5.5	V
V _{IH}	ST and PB RST Input High Level	[5] JOT 101 [5]	•	2.0	at Custom da	V	
V _{IL}	ST and PB RST Input Low Level	(I) 600 Mestro	•	-0.3	eridino n	0.8	V

DC ELECTRICAL CHARACTERISTICS V_{CC} = Full Operating Range

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
I _{IL}	Input Leakage	(Note 3)	•	-1.0		1.0	μА
Гон	Output Current at 2.4V	(Note 5)	•	-1.0	-13.0		mA
loL	Output Current at 0.4V	(Note 5)	•	2.0	6.0	live (Grant 1	mA
Icc	Supply Current	(Note 4)	•		0.5	2.0	mA
V _{CCTP}	V _{CC} Trip Point	TOL = GND	•	4.50	4.62	4.74	V
V _{CCTP}	V _{CC} Trip Point	TOL = V _{CC}	•	4.25	4.37	4.49	V
V _{HYS}	V _{CC} Trip Point Hysteresis		100	ue n	40	82-136	mV
V _{RST}	RST Output Voltage at V _{CC} = 1V	I _{SINK} = 10μA			4	200	mV

AC CHARACTERISTICS V_{CC} = Full Operating Range

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
t _{PB}	PB RST = V _{IL}	A A	•	40	A	0 1	ms
t _{RST}	RESET Active Time	A	•	250	610	1000	ms
t _{ST}	ST Pulse Width		•	20			ns
t _{RPD}	V _{CC} Detect to RST and RST		•			100	ns
t _F	V _{CC} Slew Rate 4.75V-4.25V		•	300			μs
t _{RPU}	V _{CC} Detect to RST and RST (Reset Active Time)	t _R = 5μs	•	250	610	1000	ms
t _R	V _{CC} Slew Rate 4.25V-4.75V			0			ns
t _{TD}	ST Pin Detect to RST and RST (Watchdog Time-Out Period)	TD = GND TD = Floating TD = V _{CC}		60 250 500	150 610 1200	250 1000 2000	ms ms ms
CIN	Input Capacitance				5		pF
C _{OUT}	Output Capacitance				5		pF

The $\ensuremath{\bullet}$ indicates specifications which apply over the full operating temperature.

Note 1: Absolute maximum ratings are those values beyond which the life of a device may be impaired.

Note 2: All voltage values are with respect to GND.


Note 3: The \overline{PB} \overline{RST} pin is internally pulled up to V_{CC} with an internal impedance of 10k typical. The TD pin has internal bias current.

Note 4: Measured with outputs open.


Note 5: The RST pin is an open drain output.




TIMING DIAGRAMS





BLOCK DIAGRAM





TYPICAL PERFORMANCE CHARACTERISTICS











PIN FUNCTIONS

 V_{CC} : +5V supply input. The V_{CC} pin should be bypassed with a $0.1\mu F$ capacitor.

GND: Ground pin.

PB RST: Logic input to be directly connected to a pushbutton. The PB RST input requires an active low signal which is debounced and timed for a minimum of 40ms. When this condition is satisfied, the reset pulse generator forces the reset outputs to active states. The reset outputs remain in active states for a minimum of 250ms after PB RST is released from logic low level. **TOL:** Input to select 5% or 10% variation on V_{CC} . When TOL is connected to GND, the reset pulse generator forces the reset outputs to active states as V_{CC} falls below 4.75V (4.62V typical). When TOL is connected to V_{CC} , the reset pulse generator forces the reset outputs to active states as V_{CC} falls below 4.5V (4.37V typical).

TD: Time-out Delay, TD is a three level input to select three different time-out periods. The time-out period is set by the TD input to be 150ms with TD connected to GND, 600ms with TD left floating, and 1.2 seconds with TD connected to V_{CC} .



9

PIN FUNCTIONS

RST: Open drain logic output for μP reset control. The LTC1232 provides three ways to generate μP reset. First, when V_{CC} falls below V_{CC} trip point (4.75V with TOL = GND and 4.5V with TOL = V_{CC}), RST goes active low. After V_{CC} returns to 5V, the reset pulse generator forces \overline{RST} to remain active low for a minimum of 250ms. Second, when the watchdog timer is not serviced prior to a selected timeout period, the reset pulse generator also forces \overline{RST} to active low for a minimum of 250ms and repeats for every time-out period. Third and the last, when the \overline{PB} RST pin stays active low for a minimum of 40ms, \overline{RST} becomes active low. The \overline{RST} output will remain active low for a

minimum of 250ms from the moment the push-button reset input is released from logic low level.

RST: RST is an active high logic output. It is the inverse of RST.

 $\overline{\text{ST}}$: Logic input to reset the watchdog timer. Driving $\overline{\text{ST}}$ either high or low longer than the time-out period set by the TD input, forces the reset outputs to active states for a minimum of 250ms. The timer resets itself and begins to time-out again with each high to low transition on the $\overline{\text{ST}}$ input (see Figure 2).

APPLICATIONS INFORMATION

Power Monitoring

The LTC1232 uses a bandgap voltage reference and a precision voltage comparator, C1, to monitor the 5V supply input on V_{CC} (see BLOCK DIAGRAM). When V_{CC} falls below the V_{CC} trip point (4.62V typical with TOL = GND and 4.37V typical with TOL = V_{CC}), the reset outputs are forced to active states. The V_{CC} trip point accounts for a 5% or 10% variation on V_{CC} , so the reset outputs become active when V_{CC} falls below the V_{CC} trip point. On power-up, the reset signals are held in active states for a minimum of 250ms after the V_{CC} trip point is reached to allow the power supply and microprocessor to stabilize. On power-down, the RST signal remains active low even with V_{CC} as low as 1V. This capability helps hold the

microprocessor in stable shutdown condition. Figure 1 shows the timing diagram of the RST signal.

The precision voltage comparator, C1, typically has 40mV of hysteresis which ensures that glitches at V_{CC} pin do not activate the reset outputs. Response time is typically $10\mu s$. To help prevent mitriggering due to transient loads, V_{CC} pin should be bypassed with a $0.1\mu F$ capacitor with the leads trimmed as short as possible.

Push-Button Reset

The LTC1232 provides a logic input pin, PB RST, for direct connection to a push-button. This push-button reset input requires an active low signal. Internally, this input signal is debounced and timed for a minimum of 40ms. When




Figure 1. Reset Active Time



this condition is satisfied, the reset pulse generator forces the reset outputs to active states. The reset signals will remain active for a minimum of 250ms from the moment the push-button reset input is released from logic low level (see TIMING DIAGRAM).

Watchdog Timer

The LTC1232 provides a watchdog timer function to monitor the activity of the microprocessor. If the microprocessor does not stimulate the strobe input, \overline{ST} , within a selected time-out period, the reset outputs are forced to active states for a minimum of 250ms. The time-out period is selected by the Time-out Delay input, TD, to be 150ms with TD connected to GND, 600ms with TD left floating, and 1.2 seconds with TD connected to V_{CC}. The 1.2 second time-out period is adequate for many systems to serve the watchdog timer immediately after a reset. Figure 2 shows the timing diagram of watchdog time-out period and reset active time. The watchdog time-out period is restarted as




Figure 2. Watchdog Time-Out Period and Reset Active Time

soon as the reset outputs are inactive. When a high-to-low transition occurs at the \overline{ST} pin prior to time-out, the watchdog time is reset and begins to time-out again. To ensure the watchdog time does not time-out, a high-to-low transition on the \overline{ST} pin must occur at or less than the minimum time-out period. If the input to the \overline{ST} pin remains either high or low, reset pulses will be issued for every time-out period selected by the TD pin. The watchdog timer is disabled when V_{CC} falls below the V_{CC} trip point.



Microprocessor Supervisory Circuit

FEATURES

- Guaranteed Reset Assertion at V_{CC} = 1V
- 1.5mA Maximum Supply Current
- Fast (35ns Max.) Onboard Gating of RAM Chip Enable Signals
- Conditional Battery Backup Extends Battery Life
- 4.65V Precision Voltage Monitor
- Power OK/Reset Time Delay: 200ms
- External Reset Control
- Minimum External Component Count
- 1µA Maximum Standby Current
- Voltage Monitor for Power Fail or Low Battery Warning
- Thermal Limiting
- Performance Specified Over Temperature
- All the LTC695 Features Plus Conditional Battery Backup and External Reset Control

APPLICATIONS

- Critical uP Power Monitoring
- Intelligent Instruments
- Battery-Powered Computers and Controllers
- Automotive Systems


DESCRIPTION

The LTC1235 provides complete power supply monitoring and battery control functions for microprocessor reset, battery backup, RAM write protection, power failure warning and watchdog timing. The LTC1235 has all the LTC695 features plus conditional battery backup and external reset control. When an out-of-tolerance power supply condition occurs, the reset outputs are forced to active states and the Chip Enable output write-protects external memory. The RESET output is guaranteed to remain logic low with $V_{\rm CC}$ as low as 1V. External reset control is provided by a debounced push-button reset input.

The LTC1235 powers the active CMOS RAMs with a charge pumped NMOS power switch to achieve low dropout and low supply current. When primary power is lost, auxiliary power, connected to the battery input pin, provides backup power to the RAMs. The LTC1235 can be programmed by a μ P signal to either back up the RAMs or not. This extends the battery life in situations where RAM data need not always be saved when power goes down.


For an early warning of impending power failure, the LTC1235 provides an internal comparator with a user-defined threshold. An internal watchdog timer is also available, which forces the reset pins to active states when the watchdog input is not toggled prior to the time-out period.

TYPICAL APPLICATION



THE LTC1235 EXTENDS BATTERY LIFE BY PROVIDING BATTERY POWER ONLY WHEN REQUIRED TO BACK UP RAM DATA IT SAVES THE BATTERY WHEN NO DATA BACKUP IS NEEDED. THE UP REQUESTS BACKUP WITH THE BACKUP PIN.

Battery Life vs Backup Duty Cycle




LINEAR

ABSOLUTE MAXIMUM RATINGS (Notes 1 and 2)

Terminal Voltage	
V _{CC} 0.3V to 6.0V	
V _{BATT} 0.3V to 6.0V	
All Other Inputs $-0.3V$ to $(V_{CC} + 0.3V)$	
Input Current agreement and another land or wasted and	
V _{CC}	
V _{BATT} 50mA	

V _{OUT} Output Current S	hort Circuit Protected
Power Dissipation	500mW
Operating Temperature Range	
LTC1235C	0°C to 70°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 s	

PACKAGE/ORDER INFORMATION (Note 3)



PRODUCT SELECTION GUIDE

	PINS	RESET	WATCHDOG TIMER	BATTERY BACKUP	POWER FAIL WARNING	RAM WRITE PROTECT	PUSH-BUTTON RESET	CONDITIONAL BATTERY BACKUP
LTC1235	16	X	X	X	X	X	X	Х
LTC690	8	X	X	X	X			
LTC691	16	X	X	X	X	X	-	49
LTC694	8	X	X	X	X		6.800113	V6.7 + 6.00
LTC695	16	X	X	X	X	X	Permission of	100000
LTC699	8	X	X	TAUTO CLEA		100 mm 7,001	100	RedT
LTC1232	8	X	X	-			X	

ELECTRICAL CHARACTERISTICS

V_{CC} = Full Operating Range, V_{BATT} = 2.8V, Backup = No Connection, T_A = 25°C, unless otherwise noted.

PARAMETER	CONDITONS	dHOQ.	MIN TYP	MAX	UNITS
Battery Backup Switching		Yough	ensite	Vitante 0 00W-bis	A THESE T &
Operating Voltage Range VCC VBATT	t Sporce Current Stole Current	onuga ndisti	4.75 2.00	5.50 4.25	19813 19823 Ouna
V _{OUT} Output Voltage	I _{OUT} = 1mA		V _{CC} - 0.05 V _{CC} - 0.009 V _{CC} - 0.009		gal (GL)
	I _{OUT} = 50mA	- 1919	V _{CC} - 0.5 V _{CC} - 0.25	Inempa s	gal low
BACKUP Input Threshold	V _{CC} > Reset Voltage Threshold Logic Low Logic High	= 6348	2.0	0.8	18852
BACKUP Pullup Current (Note 4)			3	1929 Normali	μA
V _{OUT} in Battery Backup Mode (Note 5)	I _{OUT} = 250μA, V _{CC} < V _{BATT}		V _{BATT} - 0.1 V _{BATT} - 0.0	2	1
V _{OUT} in Battery Saving Mode (Note 5)	V _{CC} < V _{BATT} 1MΩ Pulldown on V _{OUT}	lank -	0 (8	etall) egatioV tus	10001
V _{CC} Supply Current (excluding I _{OUT})	I _{OUT} ≤ 50mA	•	0.6 0.6	1.5 2.5	m.
Battery Supply Current in Battery Backup Mode and Battery Saving Mode (Note 5)	V _{CC} = 0V, V _{BATT} = 2.8V	VA.	0.04 0.04	1 5	μA
Battery Standby Current (+ = Discharge, - = Charge)	5.5 > V _{CC} > V _{BATT} + 0.2V	M N	-0.1 -1.0	+0.02 +0.10	μA
Battery Switchover Threshold V _{CC} - V _{BATT}	Power Up Power Down	aV V	70 50	bioritan	m\
Battery Switchover Hysteresis			20	dalli memu Diani	m\
BATT ON Output Voltage (Note 6)	I _{SINK} = 3.2mA	- Manal		0.4	1
BATT ON Output Short Circuit Current (Note 6)	BATT ON = V _{OUT} Sink Current BATT ON = 0V Source Current	saline!	35 0.5 1	25	m/ μ/
Push-Button Reset	100% = 10 .Ve	- 1914		- Apr 2,1 MORES.	
PB RST Input Threshold	Logic Low Logic High	andrai0 andrai0	2.0	0.8	TUO
PB RST Input Low Time (Notes 4, 7)		•	40		ms
Reset and Watchdog Timer	THIRE IN SO INV. TABLE TO THE LABOR.	n hane	are water edby over the abo		
Reset Voltage Threshold	nuch me the Vorg will be in Remo	•	4.5 4.65	4.75	\
Reset Threshold Hysteresis	Hidde & The output g		40	may be impaired	m\
Reset Active Time	V _{CC} = 5V		160 200 140 200	240 280	ms
Watchdog Time-out Period	V _{CC} = 5V	•	1.2 1.6 1.0 1.6	2.00 2.25	sec
Reset Active Time PSRR	rue tasan anti sateta satura	HI BUIL	ng at realth beamming of the	RED DESTURA ST	ms/\
Watchdog Time-out Period PSRR	arn and more empair	to level	single of the hamping 8	to pad pros no.	ms/\
Minimum WDI Input Pulse Width	$V_{IL} = 0.4V, V_{IH} = 3.5V$	•	200	ofal at contive olg	ns
RESET Output Voltage At V _{CC} = 1V	$I_{SINK} = 10\mu A$, $V_{CC} = 1V$	augu	4	200	m۷
RESET and LOW LINE Output Voltage (Note 6)	$I_{SINK} = 1.6$ mA, $V_{CC} = 4.25$ V $I_{SOURCE} = 1$ μ A, $V_{CC} = 5$ V		3.5	0.4	V



ELECTRICAL CHARACTERISTICS

V_{CC} = Full Operating Range, V_{BATT} = 2.8V, Backup = No Connection, T_A = 25°C, unless otherwise noted.

PARAMETER	CONDITONS		MIN	TYP	MAX	UNITS
RESET and WDO Output Voltage (Note 6)	$I_{SINK} = 1.6$ mA, $V_{CC} = 5$ V SOURCE = 1 μ A, $V_{CC} = 4.25$ V	3.5	pm) an	0.4	V	
RESET, RESET, WDO, LOW LINE Output Short Circuit Current (Note 6)	Output Source Current Output Sink Current		1	3 25	25	μA mA
WDI Input Threshold	Logic Low Logic High	el	2.0		0.8	V
WDI Input Current	WDI = V _{OUT} WDI = 0V	•	-50	4 -8	50	μА
Power Fail Detector						
PFI Input Threshold	V _{CC} = 5V	•	1.25	1.3	1.35	V
PFI Input Threshold PSRR				0.3	Eully South	mV/V
PFI Input Current	1 × 290µA. Vogs c N _{1/4} 11	ol-		±0.01	±25	nA
PFO Output Voltage (Note 6)	I _{SINK} = 3.2mA I _{SOURCE} = 1µA	V	3.5	(d atoit) abold	0.4	V
PFO Short Circuit Source Current (Note 6)	PFI = HIGH, PFO = 0V PFI = LOW, PFO = V _{OUT}	ol .	1	3 30	25	μA mA
PFI Comparator Response Time (falling)	$\Delta V_{IN} = -20$ mV, $V_{OD} = 15$ mV	W	brus shoW e	2 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		μS
PFI Comparator Response Time (rising) (Note 6)	$\Delta V_{IN} = 20$ mV, $V_{OD} = 15$ mV with 10 k Ω Pullup	3		40 8	y soviny wood Rendby Curren	μS
Chip Enable Gating						0 = +)
CE IN Threshold	V _{IL} V _{IH}	9	2.0	bionse	0.8	V
CE IN Pullup Current (Note 4)				3	er revending	μА
CE OUT Output Voltage	I _{SINK} = 3.2mA I _{SOURCE} = 3.0mA I _{SOURCE} = 1μA, V _{CC} = 0V	15	V _{OUT} - 1.50 V _{OUT} - 0.05	je (Note 6) Circuit Cerrent (0.4	V
CE Propagation Delay	V _{CC} = 5V, C _L = 20pF	•		20 20	35 45	ns
CE OUT Output Short Circuit Current	Output Source Current Output Sink Current	01		30 35	Unsalli Inde	mA

The • denotes specifications which apply over the operating temperature range.

Note 1: Absolute maximum ratings are those values beyond which the life of device may be impaired.

Note 2: All voltage values are with respect to GND.

Note 3: For military temperature range parts, consult the factory.

Note 4: The input pins of PB RST, BACKUP and $\overline{\text{CE}}$ IN, have weak internal pullups which pull to the supply when the input pins are floating.


Note 5: The LTC1235 can be programmed either to provide or not to provide battery backup power to the V_{OUT} pin during power failure. The power down condition of V_{OUT} is selected by the logic level of the BACKUP pin which is latched internally when V_{CC} falls through the reset voltage threshold. If the latched logic level of the BACKUP pin is high,


 V_{OUT} will be in Battery Backup Mode and will be switched to V_{BATT} when V_{CC} falls below V_{BATT} . If the latched logic level of the BACKUP pin is low, V_{OUT} will be in Battery Saving Mode when V_{CC} falls below V_{BATT} .


Note 6: The output pins of BATT ON, LOW LINE, PFO, WDO, RESET and RESET have weak internal pullups of typically 3µA. However, external pullup resistors may be used when higher speed is required.


Note 7: The push-button reset input requires an active low signal. Internally, this input signal is debounced and timed for a minimum of 40ms. When this condition is satisfied, the reset outputs go to the active states. The reset outputs will remain in active states for a minimum of 140ms from the moment the push-button reset input is released from logic low level.


TYPICAL PERFORMANCE CHARACTERISTICS























PIN FUNCTIONS

 V_{CC} : +5V supply input. The V_{CC} pin should be bypassed with a 0.1 μ F capacitor.

Backup: Logic input to control the PMOS switch, M2, when V_{CC} is lower than V_{BATT} . While V_{CC} is falling through the reset voltage threshold, the status of the BACKUP pin (logic low or logic high) is latched in Memory Logic and used to turn on or off M2 when V_{CC} is below V_{BATT} . If the latched status of the BACKUP pin is high, the Memory Logic turns on M2 when V_{CC} falls to 50mV greater than V_{BATT} . If the latched status of the BACKUP pin is low, the Memory Logic keeps M2 off even after V_{CC} falls below V_{BATT} . If the BACKUP pin is left floating it will be pulled high by an internal pullup and the LTC1235 will provide battery backup when V_{CC} falls.

 \textbf{V}_{OUT} : Voltage output for backed up memory. Bypass with a capacitor of $0.1\mu\text{F}$ or greater. During normal operation, V_{OUT} obtains power from V_{CC} through an NMOS power switch, M1, which can deliver up to 50mA and has a typical on resistance of 5Ω . When V_{CC} is lower than V_{BATT} , the status of the BACKUP pin stored in Memory Logic controls M2. If the status is high, the Memory Logic turns on M2 and V_{OUT} is internally switched to V_{BATT} through M2. If the status is low, the Memory Logic keeps M2 off and V_{OUT} is in Battery Saving Mode. If V_{OUT} and V_{BATT} are not used, connect V_{OUT} to V_{CC} .

 $\textbf{V}_{\text{BATT}}\text{:}$ Backup battery input. When V_{CC} falls below $V_{\text{BATT}}\text{:}$ the status of the BACKUP pin stored in the Memory Logic controls M2. If the status is high, auxiliary power, connected to V_{BATT} is delivered to V_{OUT} through M2. If the status is low, the Memory Logic keeps M2 off and V_{OUT} is in Battery Saving Mode. If backup battery or auxiliary power is not used, V_{BATT} should be connected to GND.

GND: Ground pin.

BATT ON: Battery on logic output from comparator C2. BATT ON goes low when V_{OUT} is internally connected to V_{CC} . The output typically sinks 35mA and can provide base drive for an external PNP transistor to increase the output current above the 50mA rating of V_{OUT} . BATT ON goes high when V_{CC} falls below V_{BATT} , if the status of the BACKUP pin stored in Memory Logic is high and V_{OUT} is switched to V_{BATT} .

PFI: Power Failure Input. PFI is the noninverting input to the Power Fail Comparator, C3. The inverting input is internally connected to a 1.3V reference. The Power Failure Output remains high when PFI is above 1.3V and goes low when PFI is below 1.3V. Connect PFI to GND or V_{OUT} when C3 is not used.

PFO: Power Failure Output from C3. PFO remains high when PFI is above 1.3V and goes low when PFI is below 1.3V. When V_{CC} is lower than V_{BATT} , C3 is shut down and PFO is forced low.

PB RST: Logic input for direct connection to a push-button. The push-button reset input requires an active low signal. Internally, this input signal is debounced and timed for a minimum of 40ms. When this condition is satisfied, the reset pulse generator forces RESET to active low. The RESET signal will remain active low for a minimum of 140ms from the moment the push-button reset input is released from logic low level.

RESET: Logic output for μP reset control. The LTC1235 provides three ways to generate μP reset. First, whenever V_{CC} falls below either the reset voltage threshold (4.65V, typically) or V_{BATT} , RESET goes active low. After V_{CC} returns to 5V, the reset pulse generator forces RESET to remain active low for a minimum of 140ms. Second, when the watchdog timer is enabled but not serviced prior to the time-out period, the reset pulse generator also forces RESET to active low for a minimum of 140ms for every time-out period (see Figure 11). Third, when the \overline{PB} RST pin stays active low for a minimum of $\overline{40ms}$, RESET is forced low by reset pulse generator. The RESET signal will remain active low for a minimum of 140ms from the moment the push-button reset input is released from logic low level.

RESET: RESET is an active high logic output. It is the inverse of RESET.

LOW LINE: Logic output from comparator C1. LOW LINE indicates a low line condition at the V_{CC} input. When V_{CC} falls below the reset voltage threshold (4.65V typically), LOW LINE goes low. As soon as V_{CC} rises above the reset voltage threshold, LOW LINE returns high (see Figure 1). LOW LINE goes low when V_{CC} drops below V_{BATT} (see Table 1).

PIN FUNCTIONS


WDI: Watchdog Input, WDI, is a three level input. Driving WDI either high or low for longer than the watchdog time-out period, forces both RESET and WDO low. Floating WDI disables the Watchdog Timer. The timer resets itself with each transition of the Watchdog Input (see Figure 11).

WDO: Watchdog logic output. When the watchdog input remains either high or low for longer than the watchdog time-out period, WDO goes low. WDO is set high whenever there is a transition on the WDI pin, or LOW LINE goes low. The watchdog timer can be disabled by floating WDI (see Figure 11).

CE IN: Logic input to the Chip Enable gating circuit. CE IN can be derived from microprocessor's address line and/or decoder output. See Applications Information Section and Figure 6 for additional information.

 $\overline{\text{CE}}$ OUT: Logic output from the $\overline{\text{Chip Enable}}$ gating circuit. When V_{CC} is above the reset voltage threshold, $\overline{\text{CE}}$ OUT is a buffered replica of $\overline{\text{CE}}$ IN. When V_{CC} is below the reset voltage threshold $\overline{\text{CE}}$ OUT is forced high (see Figure 6).

BLOCK DIAGRAM





Power Monitoring

The LTC1235 uses a bandgap voltage reference and a precision voltage comparator C1 to monitor the 5V supply input on V_{CC} (see BLOCK DIAGRAM). When V_{CC} falls below the reset voltage threshold, the reset outputs are forced to active states. The reset voltage threshold accounts for a 5% variation on V_{CC} , so the reset outputs become active when V_{CC} falls below 4.75V (4.65V typical). On power-up, the reset signals are held active states for a minimum of 140ms after the reset voltage threshold is reached to allow the power supply and microprocessor to stabilize. On power-down, the RESET signal remains active low even with V_{CC} as low as 1V. This capability helps hold the microprocessor in stable shutdown condition. Figure 1 shows the timing diagram of the RESET signal.

The precision voltage comparator, C1, typically has 40mV of hysteresis which ensures that glitches at V_{CC} pin do not activate the reset outputs. Response time is typically $10\mu\text{s}$.

To help prevent mistriggering due to transient loads, V_{CC} pin should be bypassed with a $0.1\mu F$ capacitor with the leads trimmed as short as possible.

Push-Button Reset

The LTC1235 provides an logic input pin for direct connection to a push-button. The push-button reset input, PB RST, requires an active low signal. Internally, this input signal is debounced and timed for a minimum of 40ms. When this condition is satisfied, the reset pulse generator forces the reset outputs to active states. The reset signals will remain in active states for a minimum of 140ms from the moment the push-button reset input is released from logic low level (Figure 2).




Figure 2. Push-Button Reset

Voltage Output

During normal operation, the LTC1235 uses a charge pumped NMOS power switch to achieve low dropout and low supply current. This power switch can deliver up to 50mA to V_{OUT} from V_{CC} and has a typical on resistance of 5Ω . The V_{OUT} pin should be bypassed with a capacitor of $0.1\mu F$ or greater to ensure stability. Use of a larger bypass capacitor is advantageous for supplying current to heavy transient loads.

When operating currents larger than 50mA are required from V_{OUT} , or a lower dropout (V_{CC} - V_{OUT} voltage differential) is desired, the LTC1235 provides BATT ON output to drive the base of external PNP transistor (Figure 3). Another alternative to provide higher current is to connect a high current Schottky diode from the V_{CC} pin to the V_{OUT} pin to supply the extra current.




Figure 3. Using BATT ON to Drive External PNP Transistor

The LTC1235 is protected for safe area operation with short circuit limit. Output current is limited to approximately 200mA. If the device is overloaded for a long period of time, thermal shutdown turns the power switch off until the device cools down. The threshold temperature for thermal shutdown is approximately 155°C with about 10°C of hysteresis which prevents the device from oscillating in and out of shutdown.

The PNP switch was not chosen for the internal power switch because it injects unwanted current into the substrate. This current is collected by the V_{BATT} pin in competitive devices and adds to the charging current of the battery which can damage lithium batteries. LTC1235

uses a charge pumped NMOS power switch to eliminate unwanted charging current while achieving low dropout and low supply current. Since no current goes to the substrate, the current collected by V_{BATT} pin is strictly junction leakage.

Conditional Battery Backup

LTC1235 provides an unique feature to either allow V_{OUT} to be switched to V_{BATT} or to disable the CMOS RAM battery backup function when primary power is lost. Disabling the battery backup function is useful in conserving the backup battery's life when the SRAM doesn't need battery backup during long term storage of a computer system, or delivery of the computer system to the end user.

The BACKUP pin (Pin 8) is used to serve this feature on power-down. When V_{CC} is falling through the reset voltage threshold, the status of the BACKUP pin (logic low or logic high) is stored in the Memory Logic (see BLOCK DIA-GRAM). If the stored status is logic high and V_{CC} fall to 50mV greater than V_{BATT} , a 125 Ω PMOS switch, M2, connects the V_{BATT} input to V_{OUT} and the battery switchover comparator, C2, shuts off the NMOS power switch, M1. M2 is designed for very low dropout voltage (input-tooutput differential). This feature is advantageous for low current applications such as battery backup in CMOS RAM and other low power CMOS circuitry. If the stored status is logic low and V_{CC} falls to 50mV greater than V_{BATT}, the Memory Logic keeps M2 off and C2 shuts off M1. VollT is in Battery Saving Mode (see Figure 4). The supply current in both mode is 1µA maximum.

On power-ups, C2 keeps M1 off before V_{CC} reaches 70mV higher than V_{BATT} . On the first power-up after the battery is replaced (with power off), the status stored in the Memory Logic is undetermined. V_{OUT} could be either in Battery Backup Mode or in Battery Saving Mode. When V_{CC} is 70mV greater than V_{BATT} , M1 connects V_{OUT} to V_{CC} . C2 has typically 20mV of hysteresis to prevent spurious switching when V_{CC} remains nearly equal to V_{BATT} and the status stored in the Memory Logic is high. The response time of C2 is approximately $20\mu s$.




Figure 4. Conditional Battery Backup Operation

The operating voltage at the V_{BATT} pin ranges from 2.0V to 4.25V. High value capacitors, such as electrolytic or farad-size double layer capacitors, can be used for short term memory backup instead of a battery. For capacitor backup, see Typical Applications. The charging resistor for recharging rechargeable batteries should be connected to V_{OUT} through a diode since this eliminates the discharge path that exis†s when V_{CC} collapses and RAM is not backed up (Figure 5).




Figure 5. Charging External Battery Through Vout

Replacing the Backup Battery with Power On

When changing the backup battery with system power on, spurious resets can occur while battery is removed due to battery standby current. Although battery standby current is only a tiny leakage current, it can still charge up the stray capacitance on the V_{BATT} pin. The oscillation cycle is as follows: When V_{BATT} reaches within 50mV of V_{CC} , the LTC1235 switches to battery backup or battery saving mode. In either case, the battery supply current pulls V_{BATT} low and the device goes back to normal operation. The leakage current then charges up the V_{BATT} pin again and the cycle repeats.

If spurious resets during battery replacement pose no problems, then no action is required. Otherwise, two methods can be used to eliminate this problem. First, a capacitor from V_{BATT} to GND will allow time for battery replacement by slowing the charge rate. For example, the battery standby current is $1\mu A$ maximum over temperature and the external capacitor required to slow the charge rate is:

$$C_{EXT} \ge T_{REQ'D} \left(\frac{1\mu A}{V_{CC} - V_{BATT}} \right)$$

where $T_{REQ'D}$ is the maximum time required to replace the backup battery. With $V_{CC}=4.5V$, $V_{BATT}=3V$ and $T_{REQ'D}=3$ sec, the value for external capacitor is $2\mu F$. Second, a resistor from V_{BATT} to GND will hold the pin low while changing the battery. For example, the battery standby current is $1\mu A$ maximum over temperature and the external resistor required to hold V_{BATT} below V_{CC} is:

$$R \le \frac{V_{CC} - 50mV}{1\mu A}$$

With $V_{CC}=4.5V$, a $4.3M\Omega$ resistor will work. With a 3V battery, this resistor will draw only $0.7\mu A$ from the battery, which is negligible in most cases.

If the battery connections are made with long wires or PC traces, inductive spikes can be generated during battery replacement. Even if a resistor is used to prevent spurious resets as described above, these spikes can take the V_{BATT} pin below GND violating the LTC1235 absolute maximum ratings. A $0.1\mu F$ capacitor from V_{BATT} to GND is recommended to eliminate these potential spikes when battery replacement is made through long wires.

Table 1 shows the state of each pin during battery backup. If the backup battery is not used, connect V_{BATT} to GND and V_{OLIT} to V_{CC} .

Table 1. Input and Output Status in Battery Backup Mode

SIGNAL	Choose R3 = 300kg and R1 = 51kg amond
V _{CC}	C2 monitors V _{CC} for active switchover.
BACKUP	BACKUP is ignored.
V _{OUT}	V_{OUT} is connected to V_{BATT} through an internal PMOS switch.
V_{BATT}	The supply current is 1µA maximum.
BATT ON	Logic high. The open circuit output voltage is equal to V _{OUT} .
PFI	Power Failure Input is ignored.
PFO	Logic low
PB RST	PB RST is ignored.
RESET	Logic low
RESET	Logic high. The open circuit output voltage is equal to $V_{\mbox{\scriptsize OUT}}.$
LOW LINE	Logic low
WDI	Watchdog Input is ignored.
WDO	Logic high. The open circuit output voltage is equal to V_{OUT} .
CE IN	Chip Enable Input is ignored.
CE OUT	Logic high. The open circuit output voltage is equal to $V_{\mbox{\scriptsize OUT}}.$

Memory Protection

The LTC1235 includes memory protection circuitry which ensures the integrity of the data in memory by preventing write operations when V_{CC} is at invalid level. Two pins, \overline{CE}

IN and $\overline{\text{CE}}$ OUT, control the $\overline{\text{Chip}}$ Enable or $\overline{\text{Write}}$ inputs of CMOS RAM. When V_{CC} is +5V, $\overline{\text{CE}}$ OUT follows $\overline{\text{CE}}$ IN with a typical propagation delay of 20ns. When V_{CC} falls below the reset voltage threshold or V_{BATT} , $\overline{\text{CE}}$ OUT is forced high, independent of $\overline{\text{CE}}$ IN. $\overline{\text{CE}}$ OUT is an alternative signal to drive the $\overline{\text{CE}}$, $\overline{\text{CS}}$, or $\overline{\text{Write}}$ input of battery-backed up CMOS RAM. $\overline{\text{CE}}$ OUT can also be used to drive the $\overline{\text{Store}}$ or $\overline{\text{Write}}$ input of an EEPROM, EAROM or NOVRAM to achieve similar protection. Figure 6 shows the timing diagram of $\overline{\text{CE}}$ IN and $\overline{\text{CE}}$ OUT.

CE IN can be derived from the microprocessor's address decoder output. Figure 7 shows a typical nonvolatile CMOS RAM application.




Figure 7. A Typical Nonvolatile CMOS RAM Application




Figure 6. Timing Diagram for CE IN and CE OUT

Power Fail Warning and and and to those A

The LTC1235 generates a Power Failure Output (PFO) for early warning of failure in the microprocessor's power supply. This is accomplished by comparing the Power Failure Input (PFI) with an internal 1.3V reference. PFO goes low when the voltage at PFI pin is less than 1.3V. Typically PFI is driven by an external voltage divider (R1 and R2 in Figures 8 and 9) which senses either an unregulated DC input or a regulated 5V output. The voltage divider ratio can be chosen such that the voltage at PFI pin falls below 1.3V several milliseconds before the +5V supply falls below the maximum reset voltage threshold 4.75V. PFO is normally used to interrupt the microprocessor to execute shut-down procedure between PFO and RESET or RESET.

The power fail comparator, C3, does not have hysteresis. Hysteresis can be added however, by connecting a resistor between the $\overline{\text{PFO}}$ output and the noninverting PFI input pin as shown in Figures 8 and 9. The upper and lower trip points in the comparator are established as follows:

When $\overline{\text{PFO}}$ output is low, R3 sinks current from the summing junction at the PFI pin.

$$V_{H} = 1.3V \left(1 + \frac{R1}{R2} + \frac{R1}{R3} \right)$$

When PFO output is high, the series combination of R3 and R4 source current into the PFI summing junction.

$$V_L = 1.3V \left(1 + \frac{R1}{R2} - \frac{(5V - 1.3V)R1}{1.3V(R3 + R4)} \right)$$

Assuming R4«R3,
$$V_{HYSTERESIS} = 5V \frac{R1}{R3}$$

Example 1: The circuit in Figure 8 demonstrates the use of the power fail comparator to monitor the unregulated power supply input. Assuming the the rate of decay of the supply input V_{IN} is 100mV/ms and the total time to execute a shut-down procedure is 8ms. Also the noise of V_{IN} is 200mV. With these assumptions in mind, we can reasonably set $V_L = 7.5V$ which 1.25V greater than the sum of maximum reset voltage threshold and the dropout voltage of LT1086-5 (4.75V + 1.5V) and $V_{HYSTERESIS} = 850mV$.

$$V_{\text{HYSTERESIS}} = 5V \frac{\text{R1}}{\text{R3}} = 850 \text{mV}$$

$$R3 \approx 5.88 \text{ R1}$$

Choose R3 = $300k\Omega$ and R1 = $51k\Omega$. Also select R4 = $10k\Omega$ which is much smaller than R3.

$$7.5V = 1.3V \left(1 + \frac{51k\Omega}{R2} - \frac{(5V - 1.3V)51k\Omega}{1.3V(310k\Omega)} \right)$$

 $R2 = 9.7 k \Omega,$ Choose nearest 5% resistor 10k and recalculate $V_L,$

$$V_{L} = 1.3V \left(1 + \frac{51k\Omega}{10k\Omega} - \frac{(5V - 1.3V)51k\Omega}{1.3V(310k\Omega)} \right) = 7.32V$$

$$V_{H} = 1.3V \left(1 + \frac{51k\Omega}{10k\Omega} + \frac{51k\Omega}{300k\Omega} \right) = 8.151V$$

$$\frac{(7.32V - 6.25V)}{100mV/ms} = 10.7ms$$

 $V_{HYSTERESIS} = 8.151V - 7.32V = 831mV$




Figure 8. Monitoring *Unregulated* DC Supply with the LTC1235 Power Fail Comparator




Figure 9. Monitoring Regulated DC Supply with the LTC1235 Power Fail Comparator

The 10.7ms allows enough time to execute shut-down procedure for microprocessor and 831mV of hysteresis would prevent PFO from going low due to the noise of V_{IN}.

Example 2: The circuit in Figure 9 can be used to measure the regulated 5V supply to provide early warning of power failure. Because of variations in the PFI threshold, this circuit requires adjustment to ensure that the PFI comparator trips before the reset threshold is reached. Adjust R5 such that the \overline{PFO} output goes low when the V_{CC} supply reaches the desired level (e.g., 4.85V).

Monitoring the Status of the Battery

C3 can also monitor the status of the memory backup battery (Figure 10). If desired, the $\overline{\text{CE}}$ OUT can be used to apply a test load to the battery. Since $\overline{\text{CE}}$ OUT is forced high in battery backup mode, the test load will not be applied to the battery while it is in use, even if the microprocessor is not powered.

Watchdog Timer

The LTC1235 provides a watchdog timer function to monitor the activity of the microprocessor. If the microprocessor does not toggle the Watchdog Input (WDI) within the time-out period, the reset outputs are forced to active states for a minimum of 140ms. The watchdog time-out period is fixed at 1.0 second minimum on the LTC1235. This time-out period provides adequate time for many systems to service the watchdog timer immediately after a reset. Figure 11 shows the timing diagram of

watchdog time-out period and reset active time. The watchdog time-out period is restarted as soon as the reset outputs are inactive. When either a high-to-low or low-to-high transition occurs at the WDI pin prior to time-out, the watchdog time is reset and begins to time out again. To ensure the watchdog time does not time out, either a high-to-low or low-to-high transition on the WDI pin must occur at or less than the minimum time-out period. If the input to the WDI pin remains either high or low, reset pulses will be issued every 1.6 seconds typically. The watchdog timer can be deactivated by floating the WDI pin. The timer is also disabled when $V_{\rm CC}$ falls below the reset voltage threshold or $V_{\rm BATT}$.

The Watchdog Output, \overline{WDO} , goes low if the watchdog timer is allowed to time out and remains low until set high by the next transition on the WDI pin. \overline{WDO} is also set high when V_{CC} falls below the reset voltage threshold or V_{RATT} .




Figure 10. Backup Battery Monitor with Optional Test Load





Figure 11. Watchdog Time-out Period and Reset Active Time




TYPICAL APPLICATIONS

Capacitor Backup with 74HC4016 Switch



Write Protect for Additional RAMs



LTC1235 T

FRI COPTIONAL TEST LUNG.

The LTC1235 provides a watchdog timer function to monitor the activity of the microprocessor. If the microprocessor of the microprocessor does not toggle the Watchdog Input (WDI) within the time-out period, the reset outputs are forced to active states for a minimum of 140ms. The watchdog time-out period is fixed at 1.0 second minimum on the LTC1235. This time-out period provides adequate time for many systems to service the watchdog timer immediately after a reset. Foure 11 shows the timing diagram of





SECTION 10—COMPARATORS





SECTION 10—COMPARATORS

INDEX	10-2
SELECTION GUIDES	10-3
PROPRIETARY PRODUCTS	
LT1015, High Speed Dual Line Receiver	10-4
LT1017CS8/LT1018CS8, Micropower Dual Comparator	10-6
LT1116, 12ns, Single Supply Ground-Sensing Comparator	10-7



MILITARY

PART NUMBER	RESPONSE TIME MAX (ns)	V _{OS} MAX (mV)	I _B MAX (nA)	DRIVE CAPABILITY (mA)	GAIN MIN (V/mV)	I _{SUPPLY} POSITIVE (mA)	I _{SUPPLY} NEGATIVE (mA)	PACKAGES AVAILABLE	IMPORTANT FEATURES
LT1011AM	250	0.5	25	50	200	4.0	2.5	H, J8	Low Vos, Low IB, High Output Drive, 12-Bit Acc.
LT1011M	250	1.5	50	50	200	4.0	2.5	H, J8	
LT1015M	16	20	30000	4	1	70	-	J8, N8	Dual, Ultra High Speed, Latched TTL Outputs, Stable in Active Region
LT1016M	12	±2.5	10000	10	2 2	35	5	Н, Ј8	Ultra High Speed, TTL Outputs, True Output Latch, Stable in Active Region, Pin/Pin Replacement for AM686
LT1017M	0.1881 980	0110	15	30	1000	0.060	-	H, J8	LT1017 has Lowest Supply Current, LT1018 is Faster.
LT1018M	offilb -c ent ,	501/18	75	35	1000	0.250	-	Н, Ј8	Both are Dual Comparators with Same Pinout as 193 Types.
LT111A	250	1.0	100	50	200	4.0	2.5	H, J8	Low V _{OS} , High Gain
LM111	DIMITHO A	3.0	100	50	40	6.0	5.0	H, J8	General Purpose
LT119A	80 (typ)	1.0	500	25	20	11.5	4.5	H, J	Dual, Low V _{OS} , High CMRR
LM119	80 (typ)	4.0	500	25	10	11.5	4.5	H, J	Dual, General Purpose
LTC1040M	100μs	0.5	3	Tugn* mun	0 10	300nA**	1nA	J	CMOS Sampling Comparator
LTC1041M	100μs	0.5	0.3	10	ud li ro.	3	_	J8, N8	CMOS Bang-Bang Controller
LTC1042M	100μs	1.0	3	*	†	300nA**	1nA	J8	CMOS Window Comparator
LT685M	6.5	±2.0	10000	8 2 (H C l2 2es allou	1.6 (typ)	22	26	H, J	Ultra High Speed, ECL Outputs, Output Latch, External Hysteresis Control

time. Spin minipile and ceramic packs Janamana.

PART NUMBER	RESPONSE TIME MAX (ns)	V _{OS} MAX (mV)	I _B MAX (nA)	DRIVE CAPABILITY (mA)	GAIN MIN (V/mV)	I _{SUPPLY} POSITIVE (mA)	I _{SUPPLY} NEGATIVE (mA)	PACKAGES AVAILABLE	IMPORTANT FEATURES
LT1011AC	250	0.5	25	50	200	4.0	2.5	H, J8, N8	Low V _{OS} , Low I _B , High Output Drive, 12-Bit Acc.
LT1011C	250	0.5	50	50	200	4.0	2.5	H, J8, N8	
LT1015C	14	20	30000	4	1	70	_	J8, N8	Dual, Ultra High Speed, Latched TTL Outputs, Stable in Active Region
LT1016C	12	±2.5	10000	10	1.4	35	5	H, J8, S8	Ultra High Speed, TTL Outputs, True Output Latch, Stable in Active Region, Pin/Pin Replacement for AM686, Single Supply Operation
LT1017C	-	1	15	30	1000	0.060	_	H, S	LT1017 has Lowest Supply Current, LT1018 is Faster.
LT1018C	-	1	75	35	1000	0.250	-	H, S	Both are Dual Comparators with Same Pinout as 193 Types.
LT311A	250	1.0	100	50	200	4.0	2.5	H, J8	Low V _{OS} , High Gain
LM311	-	7.5	250	50	40	7.5	5.0	H, J8	General Purpose
LT319A	80 (typ)	1.0	500	25	20	12.5	5.0	H, J, N	Dual, Low V _{OS} , High CMRR
LM319	80 (typ)	8.0	1000	25	8	12.5	5.0	H, J, N	Dual, General Purpose
LTC1040C	100μs	0.5	3	*	†	300nA**	1nA	J, N, S	CMOS Sampling Comparator
LTC1041C	100μs	0.5	0.3	10	4003033	3	_	J8, N8	CMOS Bang-Bang Controller
LTC1042C	100μs	1.0	3	*	†	300nA**	1nA	J, N8	CMOS Window Comparator
LT685C	6.5	±2.0	10000	##	1.6 (typ)	22	26	H, J, N	Ultra High Speed, ECL Outputs, Output Latch, External Hysteresis Control
LT1116	14	±3.0	20000	10	2.4	38	7	N8, S8	Ground Sense Capability, Ultra High Speed, TTL Outputs, True Output Latch, Stable in Active Region, Single Supply Operation, Pin/Pin Replacement for AM686

^{* 1} Std. TTL Load.

^{**} Supply Current Depends on Clock Rate.
†Gain Errors are Included in V_{OS} Spec.
††Can Drive Terminated 50Ω Transmission Lines.



High Speed Dual Line Receiver

FEATURES

- 10ns Response Time
- 2ns Setup Time for Latch
- Operates on Single 5V Supply
- Dual Function in 8-Pin Package
- No Input Slew Rate Requirement
- Latch Function Included On Chip
- True Differential Inputs

APPLICATIONS

- High Speed Differential Line Receiver
- Pulse Height/Width Discriminator
- Timing and Delay Generators
- Analog to Digital Interface


DESCRIPTION

The LT1015 is a dual high speed comparator intended for line receiver and other general purpose fast comparator functions. It has 10ns response time, true differential inputs, TTL outputs, and operates from a single 5V supply. A unique output stage design virtually eliminates power supply glitching during transitions. This greatly reduces instability and crosstalk problems in multiple line applications. No minimum input slew rate is required as in previous TTL output comparators.


The LT1015 has a true latch pin for retaining output data. Setup time is 2ns, allowing the comparators to capture data much faster than the actual flowthrough response time. 8-pin miniDIP and ceramic packages allow high packing density.

TYPICAL APPLICATION

2 Channel 20MHz Clocked Line Receiver



BLOCK DIAGRAM






10

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	7V
Differential Input Voltage	
Input Voltage Positive	
Negative	ACTUAL VIEW WORLD AND THE REAL APPROACH
Input Current (Forced) Positive	
Latch Pin Voltage	
Output Current (Continuous)	
Operating Temperature Range	
LT1015M	55°C to 125°C*
LT1015C	0°C to 70°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 sec.)	300°C
*Air flow must be provided for T _A >100°C.	

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS

V + = 4.6V to 5.4V, VLATCH = 0V, Common Mode Input Voltage = 2.5V, T_i = 25°C, unless otherwise noted.

PARAMETER	CONDITIONS	i humai	MIN	TYP	MAX	UNITS
Input Offset Voltage (Note 1)	$V_{CM} = 1.25V \text{ to } (V^+ - 1.5V)$	•	TOTAL TOTAL OF	1	20	mV
Input Bias Current	ΔV _{IN} = 0V (Note 2)	•		15	30	μΑ
Reference Input Current	ΔV _{IN} = 0V (Note 2)			30	60	μА
Voltage Gain (Note 3)	V _{OUT} = 0.5V to 2.5V Load = 1 TTL Gate	•	1000	2500	SHOUL	V/V
Common Mode Input Range (Note 5)	Minimum Input Maximum Input	•	V + - 1.5	1.0 V ⁺ - 1.0	1.25	V Power Su
Output High Voltage Output Low Voltage	I _{OUT} = 4mA I _{SINK} = 4mA	•	2.5	0.3	0.5	V Oscillator
Supply Current	V + = 5V	•		55	70	mA
Latch Pin High Input Voltage	Device Latched	•			2	V
Latch Pin Low Input Voltage	Device Active		0.8			V
Latch Pin Current			23172193	2754444	161	mA
Propagation Delay	$\Delta V_{IN} \ge 20$ mV (Note 4) $0^{\circ}C \le T_{j} \le 100^{\circ}C$ $-55^{\circ}C \le T_{j} \le 150^{\circ}C$		Sand LT 7178C	10	14	ado lankin ns
Latch Setup Time				2		ns

The $\ensuremath{\bullet}$ denotes the specifications which apply over the full operating temperature range.

Note 1: Input offset voltage is the maximum required to drive the output to a low state of 0.5V and a high state of 2.5V.

Note 2: Input currents are measured by applying a large positive differential input voltage. The resulting input current is divided by two to obtain input current at $\Delta V_{IN} = 0V$.

Note 3: Voltage gain is guaranteed by design, but not tested.

Note 4: Propagation delay is sample tested in production with a large overdrive. The limit is guard banded to account for the slight increase (≈ 500ps) at 20mV overdrive.

Note 5: Common mode input range is the voltage range over which the differential input offset voltage is less than 20mV. If both inputs remain inside this common mode range, propagation delay will be unaffected. It will also be normal if the signal input is below the 1.25V lower limit when the input transition begins. An increase in propagation delay of up to 10ns may occur if the signal input is above the upper common mode limit when the transition begins. Sine wave inputs may not be affected when the peak exceeds the common mode range if the signal is inside the common mode range for 10ns before threshold is reached.

Note 6: For typical curves see the LT1016 data sheet.



LT1017CS8/LT1018CS8


Dual Micropower Comparator

DESCRIPTION

The LT1017 and LT1018 are general purpose micropower comparators. The LT1017 is optimized for lowest operating power while the LT1018 operates at higher power and higher speed. Both devices can operate from a single 1.1V cell up to 40V. The output stage includes a class "B" pullup current source, eliminating the need for an external resistive pull-up and saving power. The output stage is also designed to allow driving loads connected to a supply more positive than the device, as can comparators with open collector output stages.

Input specifications are also excellent. On-chip trimming minimizes offset voltage, while high gain and common-mode rejection ratio keep other input-referred errors low. Common-mode voltage range includes ground. Special circuitry prevents false output states even if the input is overdriven.

PACKAGE/ORDER INFORMATION



ABSOLUTE MAXIMUM RATINGS

Operating Temperature Range	
LT1017CS8	$0^{\circ}C \le T_A \le 70^{\circ}C$
LT1018CS8	$0^{\circ}C \le T_A \le 70^{\circ}C$

APPLICATIONS

- Power Supply Monitors
- Relay Driving
- Oscillators

ELECTRICAL CHARACTERISTICS

Electrical characteristics of the LT1017CS8 and LT1018CS8 are idential to those of the standard datasheet electricals for the LT1071CS/LT1018CS and LT1017CN8/LT1018CN8. Please refer to the standard datasheet for $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ electricals.

Note: The pin assignment of the LT1017CS8/LT1018CS8 does not match the pin assignment for the LT1017CN8/LT1018CN8 plastic dual-in-line package.



12ns, Single Supply Ground-Sensing Comparator

FEATURES

- Ultra Fast (12ns Typ)
- Operates off Single +5V Supply or ±5V
- Input Common Mode Extends to Negative Supply
- No Minimum Input Slew Rate Requirement
- Complementary TTL Output
- Inputs Can Exceed the Positive Supply Up to +15V without Damaging the Comparator
- Low Offset Voltage
- Pin-Compatible with LT1016
- Output Latch Capability

APPLICATIONS

- High Speed A/D Converters
- Zero Crossing Detectors
- Current Sense for Switching Regulators
- Extended Range V to F Converters
- Fast Pulse Height/Width Discriminators
- High Speed Triggers
- Line Receivers
- High Speed Sampling Circuits


DESCRIPTION

The LT1116 is an ultra fast (12ns) comparator designed for sensing signals near the negative supply. The input common mode range extends from 2.5V below the positive supply down to the negative supply rail. Like the LT1016, this comparator is specifically designed to interface directly to TTL logic with complementary outputs. The comparator may operate from either a single +5V supply or dual ±5V supplies. Tight offset voltage specifications and high gain allow the LT1116 to be used in precision applications.


The LT1116 is designed for improved speed and stability for a wide range of operating conditions. The output stage provides active drive in both directions for maximum speed into TTL logic or passive loads, yet it has minimal cross-conduction current. Unlike other fast comparators, the LT1116 remains stable even for slow transitions through the active region, which eliminates the need to specify a minimum input slew rate.

The LT1116 has an internal, TTL compatible latch for retaining data at the outputs. The latch holds data as long as the latch pin is held high. Device parameters such as gain, offset, and negative power supply current are not significantly affected by variations in negative supply voltage.

TYPICAL APPLICATION



Comparator Response Time




ABSOLUTE MAXIMUM RATINGS

(Note 1)

Supply Voltage (V+) to GND	7V
Negative Supply Voltage (V ⁻)	
Voltage	
Differential Input Voltage	±15V
Inputs Voltage (Either Input)	(V^{-}) -0.3V to 15V
Latch Pin Voltage	
Output Current (Continuous)	
Operating Temperature Bange	
LT1116C	0°C to 70°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 s	

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $V^+ = 5V$, $V^- = -5V$, $V_{OUT}(0) = 1.4V$, LATCH = 0V, $T_A = 25^{\circ}C$. Specifications for V_{OS} , I_B , CMRR, and Voltage Gain are valid for single supply operation, $V^+ = 5V$, $V^- = 0V$, unless otherwise noted.

SYMBOL	PARAMETERS	CONDITIONS		MIN	LT1116 TYP	MAX	UNITS
Vos	Input Offset Voltage	$R_S \le 100\Omega$ (Note 2)	•		1.0 circuits	±3.0 3.5	mV mV
$\frac{\Delta V_{OS}}{\Delta T}$	Input Offset Voltage Drift	as the latch pin is held	•		5		μV °C
los	Input Offset Current	(Note 2)	•		0.5	2	μА
IB	Input Bias Current, Sourcing	(Note 3)	•		10	20	μА
	Input Voltage Range	Arbitrary Supply Range	•	V-	(V+) -2.5	V
Military 100	ALTON TO SERVICE TO SERVED	Single +5V Supply	•	0		2.5	V
CMRR	Common Mode Rejection Ratio	$-5V \le V_{CM} \le 2.5V, V_S = \pm 5V$ $0V \le V_{CM} \le 2.5V$	•	75 65	90 90	L GPPLIC	dB dB
PSRR	Power Supply Rejection Ratio	Positive Supply 4.6V ≤ V ⁺ ≤ 5.4V	•	60	75		dB
	J+ What	Negative Supply −7V ≤ V ⁻ ≤ −2V	•	80	100	Carrent Made	dB
A _V	Small Signal Voltage Gain	1V ≤ V _{OUT} ≤ 2V		1400	3000		V/V
1+	+Supply Current		•	111	27	38	mA
1-	-Supply Current		•		5	7	mA
V _{OH}	Output High Voltage	I _{SOURCE} = 1mA I _{SOURCE} = 10mA	•	2.7 2.4	3.4 3.0	0	V
V _{OL}	Output Low Voltage	I _{SINK} = 4mA I _{SINK} = 10mA	•		0.3 0.4	0.5	V

ELECTRICAL CHARACTERISTICS $V^+ = 5V$, $V^- = -5V$, $V_{OUT}(Q) = 1.4V$, LATCH = 0V, $T_A = 25^{\circ}C$, unless otherwise noted.

SYMBOL	PARAMETERS	CONDITIONS		MIN	LT1116 TYP	MAX	UNITS
V _{IH}	+Latch Threshold		•	2.0	L. Villa e gV		V
V _{IL}	-Latch Threshold		•	Jac S	V= 110	0.8	V
IIL	Latch Input Current	V _{LATCH} = 0V	•		-20	-500	μΑ
t _{PD}	Propagation Delay	$\Delta V_{IN} = 100$ mV, OD = 5mV (Note 4)		# III	12	16 18	ns
t _{PD}	Propagation Delay	$\Delta V_{IN} = 100$ mV, OD = 20mV (Note 4)		or E	10	14 16	ns
Δt _{PD}	Differential Propagation Delay	$\Delta V_{IN} = 100$ mV, OD = 5mV (Note 4)				3	ns
t _{SU}	Latch Set-Up Time	(Note 5)			2		ns
t _H	Latch Hold Time	(Note 5)		40	2		ns

The ${}^{\bullet}$ denotes the specifications which apply over the full operating temperature range.

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impared.


Note 2: Input offset voltage is defined as the average of two offset voltages measured by forcing first the Q output to 1.4V then forcing the \overline{Q} output to 1.4V.


Note 3: Input bias current is defined as the average of the two input currents.

Note 4: t_{PD} and Δt_{PD} cannot be measured in automatic handling equipment with low values of overdrive. The LT1116 is sample tested with a 1V step and 500mV overdrive. Correlation tests have shown that t_{PD} and Δt_{PD} can be guaranteed with this test if additional DC tests are performed to verify internal bias conditions are correct. For low overdrive conditions V_{OS} is added to the measured overdrive.


Note 5: Input latch set-up time, t_{SU} , is the interval in which the input signal must be stable prior to asserting the latch signal. The hold time, t_{H} , is the interval after the latch is asserted in which the input signal must be stable.


TIMING DIAGRAMS








TYPICAL PERFORMANCE CHARACTERISTICS






























TYPICAL PERFORMANCE CHARACTERISTICS

























Common Mode Considerations

The LT1116 is specified for a common mode range of OV to 2.5V with a single +5V supply, and -5V to 2.5V with ±5V supplies. The common mode range is defined as the DC input for which the output responds correctly to small changes in the input differential. Input signals can exceed the positive common mode limit up to the 15V absolute maximum rating without damaging the comparator. There will, however, be an increase in propagation delay of up to 10ns when the input signal switches back into the common mode range. When input signals fall below the negative common mode limit, the internal PN diode formed with the substrate can turn on resulting in significant charge flow throughout the die. A Schottky clamp diode between the input and the negative rail speeds up recovery from negative overdrive by preventing the substrate diode from turning on. The zero crossing detector in Figure 1 demonstrates the use of a fast clamp diode. Recovery from 500mV overdrive below V- for this circuit is approximately 18ns.

Input Characteristics

Each input to the LT1116 is buffered with a fast PNP follower — input bias current therefore does not vary significantly throughout the common mode range. When either input exceeds the positive common mode limit, the bias current drops to zero. Inputs that fall more than one diode drop below V⁻ will forward bias the substrate or clamp diode, and will cause large input current to flow.

Single ended input resistance is about $5M\Omega$, and remains roughly constant over the input common mode range. The common mode resistance is about $2.5M\Omega$ with zero differential input voltage, and does not change significantly with the absolute value of differential input.

Effective input capacitance, typically 5pF, is determined by measuring the resulting change in propagation delay for a $1k\Omega$ change in source resistance.

Latch Pin Dynamics

The internal latch uses local regenerative feedback to shorten set-up and hold times. Driving the latch pin high retains the output state. The latch pin floats to a high state when disconnected, so it must be driven low for flow-through operation. The set-up time required to guarantee detecting a given transition of the inputs is 2ns. The inputs must also remain stable for a 2ns hold time after latch is asserted. New data will appear at the output approximately 10ns to 12ns after the latch goes low. The latch pin has no built-in hysteresis, and is designed to be driven from TTL or CMOS logic gates.

Additional Information

Linear Technology's Application Note 13 provides an extensive discussion of design techniques for high speed comparators.

Single Supply Crystal Oscillator 10MHz-15MHz




Figure 2. This single supply crystal oscillator utilizes crystals from 10MHz to 15MHz without component changes.

Fast Zero Crossing Detector




Figure 1. The zero crossing detector terminates the transmission line at its 50Ω characteristic impedance. Negative inputs should not fall below –2V to keep the signal current within the clamp diode's maximum forward rating. Positive inputs should not exceed the devices absolute maximum ratings nor the power rating on the terminating resistor.

High Speed Adaptive Trigger Circuit

Line receivers often require an adaptive trigger to compensate for variations in signal amplitude and DC offsets. The circuit in Figure 3 triggers on 2mV to 200mV signals from 100Hz to 10MHz from a single 5V rail. The trigger level is the average of the input signal's positive and negative peaks stored on $0.005\mu F$ capacitors. Pairs of NPN and PNP transistors are used instead of diodes to temperature compensate the peak detector.

To achieve single supply operation, the input signal must be shifted into the pre-amplifier's common mode range. The input amplifier A1, adds a 1V level shift, while A2 provides a gain of 20 for high frequency signals. Capacitors C1 and C2 insure that low frequency signals see unity gain. Bandwidth limiting in A1 and A2 does not affect triggering because the adaptive trigger threshold varies ratiometrically to maintain circuit output.





Figure 3. Fast Single Supply Adaptive Trigger

High Speed Adaptive Trigger Chariff

Line receivers often require an adaptive trigger to compensate for variations in signal amplitude and DC offsets. The circuit in Figure 3 inggers on 2mV to 200mV signals from 100Hz to 10MHz from a single 5V rail. The trigger level is the average of the logut signal's positive and negative peaks stored on 0.005pF capacitors. Pairs of NPN and PMP transistors are used instead of diodes to temperature companies the read districtor.

To achieve single supply operation, the input signal must be shifted into the pre-amplifier's common mode range. The input amplifier A1, adds a 1V level shift, while A2 provides a gain of 20 for high fraquency signals. Capeators C1 and C2 insure that low frequency signals see unity gain. Eandwidth limiting in A1 and A2 does not affect traggering because the adaptive trigger timeshold varies ratiometrically to maintain circuit orders.



Piggin 3. Food Single Supply Adoptive Trigger



SECTION 11—SPECIAL FUNCTION

ш





SECTION 11—SPECIAL FUNCTION	
INDEX	11-2
SELECTION GUIDE	11-3
PROPRIETARY PRODUCTS	
LTC201A/LTC202/LTC203, Micropower, Low Charge Injection, Quad CMOS Analog Switches	11-4
LTC221/LTC222, Micropower, Low Charge Injection, Quad CMOS Analog Switches with Data La	atches11-15



ANALOG SWITCHES

FAMILY FEATURES

- Micropower: 40µA Max Supply Current
- Single 5V or ±15V Operation
- 8pC Charge Injection
- Low ON Resistance
- Low Leakage BIS 805011 BIS S05011 A105011 BIS
- Guaranteed Break Before Make

PART NUMBER	NUMBER OF CHANNELS	LATCHED INPUTS	MAX ON RESISTANCE	MAX INPUT AND OUTPUT OFF LEAKAGE	MAX SUPPLY CURRENT	MAX T _{ON} /T _{OFF}	FEATURES SUSPENSED MODES
LTC201A	4	estlov yle	125Ω	5nA	40μΑ	400ns/300ns	Lower ON Resistance, Charge Injection, Supply Current Than DG201A. Single 5V to ±15V Supply Operation
LTC202	4,090	tes have	125Ω	5nA	40μΑ	400ns/300ns	Lower ON Resistance, Charge Injection, Supply Current Than DG202. Single 5V to ±15V Supply Operation
LTC203	4	1/2 k	125Ω	5nA	40μΑ	400ns/300ns	Low ON Resistance, Charge Injection, Supply Current
LTC221	4	X	90Ω	5nA	40μΑ	400ns/300ns	Lower Charge Injection, Supply Current Than DG221
LTC222	son 4 se 9	X	90Ω	5nA	40μΑ	400ns/300ns	Lower Charge Injection, Supply Current Than DG222

OTHER PRODUCTS

PART NUMBER	DESCRIPTION	PACKAGE OPTIONS	FEATURES (VIQQUE VE SINGE)
LF198(A)/LF398(A)	Sample and Hold Amplifier	H, J8, N8, S	12-Bit Accurate (LF198A), 6μs Acquisition Time, 0.005% Max Gain Error.
LM134/LM334	Adjustable Current Source	H, Z, S8	$1\mu A$ to 10mA Adjustment Range, Floating Current Source, 0.02%/Volt Regulation, Can Be Used as Temperature Sensor.
LT1025	Thermocouple Cold Junction Compensator	J8, N8	Provides 0°C Cold Junction Compensation of Types E, J, K, R, S, T Thermocouples. Low Supply Current (80μ A) and Operates with Single + 4V to + 36V DC Supply.
LT1088	RMS to DC Converter	D, N	Thermal RMS to DC Conversion Permits 1 $\%$ Accuracy to 50MHz, 2% to 100MHz and Handles Crest Factors up to 50:1.
LTC1043	Precision Switched-Capacitor Building Block	D, N, S	120dB CMRR, when Used as Instrumentation Front End, Allows Switched-Capacitor Design Techniques at Board Level.
LTK001	Thermocouple Cold Junction Compensator with Matched Amplifier	J, N	LT1025 with Matched Amplifier (LTKA00 or LTKA01) Provides Lower Error Specs than using Worst-Case Errors of LT1025 and Standard Precision Op Amp.

FEATURES

- Micropower Operation
- Single 5V or ± 15V Supply Operation
- Low Charge Injection
- Low Ron
- Low Leakage
- Guaranteed Break Before Make
- Latch Resistant Design
- TTL/CMOS Compatible
- Improved Second Source for DG201A/DG202

KEY SPECIFICATIONS

Supply Current	$I^{+} = 40 \mu A$	$I^{-} = 5\mu A \text{ Max.}$
Charge Injection (± 15)	/ Supplies)	± 25pC Max.

(Single 5V Supply) 2pC Typ.

■ Ron 65Ω Typ.


■ Signal Range ± 15V

DESCRIPTION

The LTC201A, LTC202, and LTC203 are micropower, quad CMOS analog switches which typically dissipate only $250\mu W$ from $\pm 15V$ supplies and $40\mu W$ from a single 5V supply. The switches have 65Ω typical on resistance and a very high off resistance. A break before make characteristic, inherent in these switches, prevents the shorting of two channels. With a supply voltage of $\pm 15V$, the signal range is $\pm 15V$. These switches have special charge compensation circuitry which greatly reduces charge injection to a maximum of $\pm 25pC$ ($\pm 15V$ supplies).

The LTC201A, LTC202, and LTC203 are designed for applications such as programmable gain amplifiers, analog multiplexers, sample and hold circuits, precision charge switching and remote switching. These three devices are differentiated by the type of switch action, as shown in the logic table.

TYPICAL APPLICATION




ABSOLUTE MAXIMUM RATINGS

(Note 1)

Voltages Referenced to V	
V+	44V
GND	25V
Digital Inputs, S,D (Note 2)	2V to (V++2V) or
20mA, Whi	chever Occurs First
Current	
Any Input Except S or D	30mA
Continuous S or D	
Peaks S or D (Pulsed at 1ms,	
10% Duty Cycle Max)	
ESD Susceptibility (Note 3)	
Power Dissipation (Plastic)	500mW
Power Dissipation (Ceramic)	900mW
Operating Temperature Range	
LTC201AC/LTC202C/LTC203C	0°C to 70°C
LTC201AM/LTC202M/LTC203M .	
Storage Temperature Range	
Lead Temperature (Soldering, 10 sec	

PACKAGE/ORDER INFORMATION



LOGIC TABLE

	LTC201A	LTC202	LTC	203
INX	IN1-IN4	IN1-IN4	IN1,IN4	IN2,IN3
0	ON	OFF	OFF	ON
1	OFF	ON	ON	OFF

DIGITAL AND DC ELECTRICAL CHARACTERISTICS

 $V^+ = +15V$, $V^- = -15V$, GND = 0V unless otherwise noted.

PARAMETER	CONDITIONS	CONDITIONS				MIN TYP MAX			/LTC203C MAX	UNITS
Analog Signal Range	CONDITIONS			0-1		±15	MIN	TYP	±15	V
R _{ON}	V _S = ±10V	T _{MIN}			7 1	110	H ESV		125	Ω
280 11 085	I _D = 1mA	25°C		78	65	110	1.0 ± 0	65	125	
	650	T _{MAX}		- 17 yya	J. L	160			160	
ΔR _{ON} vs V _S		08			20			20	24	%
ΔR _{ON} vs Temperature		3.0			0.5			0.5	eratera provi	%/°C
R _{ON} Match	$V_S = 0V$, $I_{DS} = 1mA$	à			5	5V. 199 - 0.25	Yes 2	5		%
Off Input Leakage I _S (OFF)	$V_D = \pm 14V, V_S = \mp 14V$	10.0		1 1 10	0.01	±1	5-19	0.01	±5	nA
	Switch Off		•	0		±100	dottive:		±100	
Off Output Leakage I _D (OFF)	$V_D = \pm 14V, V_S = \mp 14V$	má		(6-4	0.01	±1///	P PAY	0.01	±5	nA
	Switch Off		•	0		±100	dande -		±100	
On Channel Leakage I _D (ON)	$V_D = V_S = \pm 14V$	10:0			0.02	±1- // -	No.	0.02	±5	nA
	Switch On		•	8		±200	Hallweit .		±200	
Input High Voltage V _{INH}	s AS		•	2.4			2.4	100	V agailatí d	V
Input Low Voltage V _{INL}	8.0		•			0.8		- 11 a	0.8	V
Input High or Low Current I _{INH} and I _{INL}	V _{IN} = 15V, 0V		•			±1 V0.4		Poster Poster	±1	μА

DIGITAL AND DC ELECTRICAL CHARACTERISTICS

 $V^+ = +15V$, $V^- = -15V$, GND = 0V unless otherwise noted.

PARAMETER	CONDITIONS		LTC201AN MIN	1/LTC202N TYP	I/LTC203M MAX	LTC201A	C/LTC202C Typ	/LTC203C MAX	UNITS
C _S (OFF)	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		25V	5			5		pF
C _D (OFF)	THE PROPERTY YOUR		10 (VS	12	-21	L (S-or	12	inguis, :	pF
C _D , C _S (ON)			te First	30	Whichev	Am0S	30		pF
· LICZOTACS · •	All Logic Inputs Tied Together		16		40		16	40	μА
V _{IN} = 0V or 4.0V	V _{IN} = 0V or 4.0V	•	- Amob.		60	L. U.70	2 fgear	60	1A
			Amas.	0.1	5	in land on law	0.1	5	10
		•			10	mil is be	enry) (10	9

AC ELECTRICAL CHARACTERISTICS V+ = +15V, V- = -15V, GND = 0V unless otherwise noted.

PARAMETER		LTC201AN	I/LTC203M	LTC201A	TOWN TO			
	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
T _{ON}	$V_S = 2V$, $R_L = 1k\Omega$, $C_L = 35pF$	UPULO	290	400	DZULTNU	290	400	ns
T _{OFF}	alast had	0.031	210	300	SOLIMO	210	300	
T _{OPEN}		20	85	James Comment	20	85	bymar g	ns
Off Isolation	$V_S = 2Vp-p$, $R_L = 1k\Omega$, $f = 100kHz$	0.006	75		F APPENDIX	75	LE ION BIIG	dB
Crosstalk	THE PROPERTY OF THE PARTY OF TH		90			90		
Charge Injection Q _{INJ}	$R_S = 0\Omega$, $C_L = 1000pF$, $V_S = 0V$		5	±25		8	±25	рС
Total Harmonic Distortion THD	$V_S = 2Vp-p, R_L = 10k\Omega$		0.01			0.01		%

DIGITAL AND DC ELECTRICAL CHARACTERISTICS

 $V^+ = +5V$, $V^- = GND = 0V$ unless otherwise noted.

PARAMETER Analog Signal Range		CONDITIONS			LTC201AM/LTC202M/LTC203M MIN TYP MAX		LTC201AC/LTC202C/LTC203C MIN TYP MAX			UNITS	
		The state of the s		•	0		5	0	5	5	V
Ron	125	$V_S = +1.5V, +3V$	T _{MIN}		1 10	eT I	450	r=s/		520	Ω
	I _D = 0.25mA	25°C		9.7	280	450	risel .	280	525		
		180	T _{MAX}		100	eri III.	650			650	
ΔR _{ON} vs V _S			98			20			20		%
ΔR _{ON} vs Temperature			8.6			0.5			0.5	end sugmal	%/°C
R _{ON} Match		V _S = 2.5V, I _{DS} = 0.25	imA			5	Amit - ani	Vg = 0	5	1 1 1	%
Off Input Leakage I _S (OFF)		V _D = 4V, 1V; V _S = 1V	, 4V (Note 4)			0.01	±1	t = N	0.01	±5	nA
		Switch Off		•	4		±100	poine?		±100	
Off Output Leakage I _D (OFF)		V _D = 4V, 1V; V _S = 1V, 4V (Note 4) Switch Off				0.01	±1 V V	L. W. N	0.01	±5	nA
				•	41		±100	matiwe	h	±100	
On Channel Leakage I _D (ON)		V _D = V _S = 1V, 4V (Note 4)			Let the L	0.01	±1/61 e=	V= V	0.01	±5	nA
		Switch On		•			±200	Hallweit -		±200	
Input Hig	gh Voltage V _{INH}	13			2.4			2.4	- N	o'r statleys	V
Input Lo	w Voltage V _{INL}	0.0		•	-40		0.8			0.8	V
Input Hig I _{INH} and	gh or Low Current I _{INL}	V _{IN} = 5V, 0V		•			±1 1/0 1/8	E a ppV	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	±1	μА

DIGITAL AND DC ELECTRICAL CHARACTERISTICS

 $V^+ = +5V$, $V^- = GND = 0V$ unless otherwise noted.

	CONDITIONS		LTC201AM/LTC202M/LTC203M			LTC201AC/LTC202C/LTC203C			No.
PARAMETER			MIN	TYP	MAX	MIN	TYP	MAX	UNITS
C _S (OFF)	0.22 40 1000		V21 V	5		9.30	5		pF
C _D (OFF)	SIOT CALL DISS	alum ser	1390 LA	12			12	Ny I	pF
C _D , C _S (ON)				30			30		pF
+	All Logic Inputs Tied Together			8	20		8	20	μА
	V _{IN} = 0V or 4.0V			100	30			30	87-1-10

AC ELECTRICAL CHARACTERISTICS $V^+ = +5V$, $V^- = GND = 0V$ unless otherwise noted.

2 9 4 9	9 12 18 20	100000000000000000000000000000000000000	LTC201AM/LTC202M/LTC203M			LTC201AC/LTC202C/LTC203C		
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Ton	$V_S = 2V$, $R_L = 1k\Omega$, $C_L = 35pF$		450	600		450	600	ns
T _{OFF}			190	300	MANUE	190	300	Ina
TOPEN		100	250		100	250	American	ns
Off Isolation	$V_S = 2Vp-p$, $R_L = 1k\Omega$, $f = 100kHz$		75			75	Series Site	dB
Crosstalk	adiput switch on. Feedthrough	o dilw ir	108 90 00 = gV 101		nwork may 90 am fugluo			
Charge Injection Q _{INJ}	$R_S = 0\Omega$, $C_L = 1000pF$, $V_S = 2.5V$	10 + 9	2	lote that \	shown. N	2	evsw Jugi	pC
Total Harmonic Distortion THD	$V_S = 2Vp-p, R_L = 10k\Omega$	circ lit. Vo is the 10.0 adv state		test circs	0.01		%	

The $\, \bullet \,$ denotes the specifications which apply over full operating temperature range. All other limits and typicals $T_A=25^{\circ}C.$


Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.


Note 2: Signals on S, D, or IN exceeding V⁺ or V⁻ will be clamped by internal diodes. Limit forward diode current to maximum current rating.

Note 3: In-circuit ESD on the switch pins (S or D) exceeds 4kV (see test circuit).

Note 4: Leakage current with a single 5V supply is guaranteed by correlation with the ±15V leakage current.


TYPICAL PERFORMANCE CHARACTERISTICS






TYPICAL PERFORMANCE CHARACTERISTICS

Q_{INJ} vs V_S Over Supply Voltage T_A = 25°C C_L = 1000pf 40 30 V+ = 5V $V^+ = 5V$ 20 10 QINJ (PC) 0 -10 -20 V+ = 15V -30 -40 15






APPLICATIONS INFORMATION


Switching Time Test Circuit

Switch output waveform shown for V_S = constant with logic input waveform as shown. Note that V_S may be + or - as per switching time test circuit. V_O is the steady state


output switch on. Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.


Switching Time Test Circuit






Charge Injection Test Circuit






 ΔV_0 is the measured voltage error due to charge injection. The error voltage in coulombs is ΔQ = $C_L \times \Delta V_0$.

OIRR-Off Isolation Test Circuit



V _{IN}	
3V	NC
0V	NC NO


CCRR-Channel to Channel Crosstalk Test Circuit




V _{IN}	
3V	NC NO
0V	NO

In-Circuit ESD Test Circuit

Micropower, 4.5V-15V Input, Voltage Doubler Using the LTC203







VIN	Iq	V _{OUT} , NO LOAD	R _{OUT}
4.5V	20μΑ	8.988V(12mV Error)	1.2k
15V	130μΑ	29.96V(40mV Error)	600Ω




Micropower, $\pm 4.5V - \pm 15V$, Voltage Inverter Using the LTC203




Quad 12-Bit Sample and Hold




Ultra Low Noise, Low Drift Chopper Amplifier




Noise in a 0.1-10Hz Bandwidth



Bipolar (AC) Input V → F Converter




Micropower Thermocouple Temperature to Frequency Converter






Precision Current Sensing in Supply Rails



Precision Voltage Divide by 2 Circuit



LTC201A/202/203 • TA1





Micropower, Low Charge Injection, Quad CMOS Analog Switches with Data Latches

FEATURES

- Micropower Operation
- Single 5V or ±15V Supply Operation
- Low Charge Injection
- Low Ron
- Low Leakage
- Guaranteed Break Before Make
- Latch Resistant Design
- TTL/CMOS Compatible
- Improved Second Source for DG221/DG222
- Microprocessor Bus Compatible

KEY SPECIFICATIONS

Supply Current	1+ = 40	$\mu A, I^{-} = 5\mu A Max$
Charge Injection	(±15V Supplies)	±25pC Max

±25pC Max (Single 5V Supply) 2pC Typ

- RON 65Ω Тур Signal Range

±15V


DESCRIPTION

The LTC221 and LTC222 are micropower, quad CMOS analog switches which typically dissipate only 250µW from ±15V supplies and 40µW from a single 5V supply. Onboard latches allow the LTC221 and LTC222 to interface directly to most microprocessor buses. The switches have 65Ω typical on resistance and a very high off resistance. A break before make characteristic is inherent in these switches to prevent the shorting of two channels. The signal range is $\pm 15V$ with a supply voltage of $\pm 15V$ and 0V-5V with a single 5V supply. The switches have special charge compensation circuitry which greatly reduces charge injection to a maximum of ±25pC (±15V supplies).

The LTC221 and LTC222 are designed for applications such as microprocessor controlled programmable gain amplifiers, automatic test equipment, communication systems, and data acquisition systems. The LTC221 is normally closed and the LTC222 is normally open as shown in the Logic Table.

TYPICAL APPLICATION


Two-Channel, 12-Bit, Self Calibrating Data Acquisition System



ABSOLUTE MAXIMUM RATINGS

(Note 1)	stiw/2
Voltages Referenced to V -	
V+	44V
GND	25V
Digital Inputs, S, D (Note 2) – 2V to 20mA, Whichever	
Current dance desprise monthly que bus a	
Any Input Except S or D	30mA
Continuous S or D	
Peak S or D	
(Pulsed at 1ms, 10% Duty Cycle Max)	
ESD Susceptibility (Note 3)	4kV
Power Dissipation (Plastic)	
Power Dissipation (Ceramic)	
Operating Temperature Range	
LTC221C/LTC222C	
LTC221M/LTC222M5	5°C to 125°C
Storage Temperature Range 6	5°C to 150°C
Lead Temperature (Soldering, 10 sec.)	300°C

PACKAGE/ORDER INFORMATION



LOGIC TABLE

INX	WR	LTC221	LTC222
0	0	A com a On	Off
1	0	Off	On
X	1	Maintain Previous State	Maintain Previous State

DIGITAL AND DC ELECTRICAL CHARACTERISTICS

 $V^+ = +15V$, $V^- = -15V$, GND = 0V unless otherwise noted.

	incognosis and a	THE RESERVE OF CHARGE	A STATE OF	LTC2	21M/LT	C222M	LTC	221C/LTC	222C	
PARAMETER	CONDITIONS			MIN TYP	TYP	MAX	MIN TYP	MAX	UNITS	
Analog Signal Range			•			±15		JTT	±15	\
Ron	V _S = ± 10V	T _{MIN}	rapulle (i	1102 . H6-1	it ,ien	90			90	.2
	I _D = 1mA	25°C			65	90	- 60	65	90	
		T _{MAX}				135	EW No.		135	
Off Input Leakage I _S (OFF)	$V_D = \pm 14V, V_S = \mp 14$	V		T gippy	0.01	±1	er kill (E)	0.01	±5	n/
	gun se		•	1.8900090		±100	EVA (W)	Mark I	±100	
Off Output Leakage I _D (OFF)	V _{IN} = 2.4V, LTC221				0.01	±1	em la	0.01	±5	
V _{IN} = 0.8V, LTC2			•	TK A 1 L		±100	1901		±100	
On Channel Leakage I _D (ON)	$V_D = V_S = \pm 14V, V_{1N}$	= 2.4V, LTC222			0.02	±1	1	0.02	±5	n/A
V _{IN} = 0.8V, LT			•			±200	1918		±200	
Input High Voltage V _{INH} , V _{WRH}			•	2.4		ril	2.4	384	HIED)	V
Input Low Voltage V _{INL} , V _{WRL}		(•		-<	0.8			0.8	V
Input High or Low Current	V _{IN} = 15V, 0V V _{WR} = 15V, 0V		•			±1	1 50 LA		±1	μА
C _S (OFF)	K2.800T	Name of the last		4-	5			5	Mary Land	pF
C _D (OFF)				nun I	12			12		pF
C _D , C _S (ON)	74 - 00	10.5		30	30			30		pF
I+ 1/21	All Channels On or Of	f			16	40		16	40	μА
	$V_{IN} = V_{\overline{WR}} = 0V \text{ or } 4.0V$		•	100		60			60	
1-					0.1	5		0.1	5	
			•			10			10	

AC ELECTRICAL CHARACTERISTICS $V^+ = +15V$, $V^- = -15V$, GND = 0V unless otherwise noted.

AND AND THE	7 Hit AAR 4 8000	LTC221M/LTC222M	LTC221C/LTC222C	SHORES
PARAMETER	CONDITIONS	MIN TYP MAX	MIN TYP MAX	UNITS
T _{ON} DOE DET	$V_S = 2V$, $R_L = 1k\Omega$, $C_L = 35pF$	290 400	290 400	ns
T _{OFF} 888	101 085 -001	210 300	210 300	Tores
TOPEN	75	20 85	20 85	ns
Off Isolation	$V_S = 2Vp-p, R_L = 1k\Omega$	75 Hotel	75	dB
Crosstalk	f = 100kHz	Ve.S = 100 00 V (201 = 10 .00)	90 Living norther	Disrge In
Charge Injection Q _{INJ}	$R_{GEN} = 0\Omega$, $C_L = 1000pF$, $V_{GEN} = 0$	5 ±25	8 ±25	pC
Total Harmonic Distortion THD	$V_S = 2Vp-p$, $R_L = 10k\Omega$	0.01	0.01	%
T _{ON} , WR	$V_S = 2V$, $R_L = 1k\Omega$, $C_L = 35pF$	270 400	270 400	ns
T _{OFF} , WR	Rate 3; In-circuit ESD on the switch plus	160 300	160 300	the # de

DIGITAL AND DC ELECTRICAL CHARACTERISTICS

 $V^+ = +5V$, $V^- = GND = 0V$ unless otherwise noted.

		19070-10070-100	METERS OF		21M/LTC			221C/LTC		COLUMN STATE
PARAMETER	CONDITIONS	CARCINE		MIN	TYP	MAX	MIN TYP MAX		MAX	UNITS
Analog Signal Range	Rent		•	0		5	0		5	V
R _{ON}	V _S = +1.5V, +3V	T _{MIN}				450			520	Ω
	$I_D = 0.25 \text{mA}$	25°C		1/1	280	450		280	520	250
	early P	T _{MAX}		1		650			650	
Off Input Leakage I _S (OFF)	V _D = 4V, 1V; V _S = 1V	, 4V			0.01	±1		0.01	±5	nA
	(Note 4)		•		03 80	±100			±100	DEI 150
Off Output Leakage I _D (OFF)					0.01	±1	F + Va.	0.01	±5	8
	000		•		Q#	±100		ALA	±100	Det
On Channel Leakage I _D (ON)	$V_D = V_S = 1V, 4V$				0.01	±1 1/2		0.01	±5	nA
(Note 4)			•	VOI V	02	±200			±200	- 02
Input High Voltage V _{INH} , V _{WRH}			•	2.4			2.4			V
Input Low Voltage V _{INL} , V _{WRL}	0 61	31 8 3 5 0	•	6-12-6		0.8	4.8 1	0.3-3	0.8	V
Input High or Low Current	V _{IN} = 5V, 0V V _{WR} = 5V, 0V	(V) ;	•			±1	Heso/J	(v) eV	±1	μА
C _S (OFF)	Positive Eppiny Cu				5	ze mone.	Supply	5		pF
C _D (OFF)	abdumn sortus actions				12	- 68	estan sad	12		pF
C _D , C _S (ON)	find a langer	45			30	v antique	moar in	30	AS L	pF
+ 83973001	All Channels On or O	ff			8	20	12001 0317	8	20	μА
	$V_{IN} = V_{\overline{WR}} = 0V \text{ or } 4.$	0V	•			30			30	

AC ELECTRICAL CHARACTERISTICS $V^+ = +5V$, $V^- = GND = 0V$ unless otherwise noted.

		LTC221M/LTC222M	LTC221C/LTC222C	+= 1
PARAMETER	CONDITIONS	MIN TYP MAX	MIN TYP MAX	UNITS
Ton	$V_S = 2V$, $R_L = 1k\Omega$, $C_L = 35pF$	450 600	450 600	ns
T _{OFF}	1904 025	190 300	190 300	noT
T _{OPEN} ODS OF O	310 8 300	100 250	100 250	ns
Off Isolation	$V_S = 2Vp-p, R_L = 1k\Omega$	75	75	dB
Crosstalk	f = 100kHz	90 cht = 11 g-g)	90	
Charge Injection Q _{INJ}	$R_{GEN} = 0\Omega$, $C_L = 1000pF$, $V_{GEN} = 2.5V$	2 3 1990	2	pC
Total Harmonic Distortion THD	$V_S = 2Vp-p, R_L = 10k\Omega$	0 = 10.01 01 = 10 .00 =	0.01 and notati	%
T _{ON} , WR	$V_S = 2V$, $R_L = 1k\Omega$, $C_L = 35pF$	430 600	430 600	ns
T _{OFF} , WR	004 019	160 300	160 300	BW and


The odenotes the specifications which apply over full operating temperature range. All other limits and typicals TA = 25°C.


Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.


Note 2: Signals on S, D, or IN exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current rating. Note 3: In-circuit ESD on the switch pins (S or D) exceeds 4kV (see test circuit).


Note 4: Leakage current with a 5V supply is guaranteed by correlation with the ±15V leakage current.

TYPICAL PERFORMANCE CHARACTERISTICS










LTC221/222 • TPC04





Switching Time Test Circuit

Switch output waveform shown for V_S = constant with logic input waveform as shown. Note that V_S may be (+) or (-) as per switching time test circuit. V_O is the steady

state output switch on. Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.


Switching Time Test Circuit






LTC221/222 • TA03


Charge Injection Test Circuit






 ΔV_0 is the measured voltage error due to charge injection. The error voltage in coulombs is ΔQ = $C_L \, x \, \Delta V_0.$


OIRR-Off Isolation Test Circuit




CCRR-Channel to Channel Crosstalk Test Circuit




In-Circuit ESD Test Circuit



WR Switching Time Test Circuit





WR Setup Conditions

3V

1.5V

1.5V

1.5V

1.5V

0.8V

0.8V

1.5V


0.8V

1.5V


WR/Input Minimum Timing Requirements

	PARAMETER	MIN LIMIT	UNITS
t _{WW}	Write Pulse Width	230	ns
t _{DW}	Data Valid to Write	180	H Liver
two	Data Valid After Write	30	

Auto Ranging an 8-Channel, 10-Bit A/D Converter





8-Channel, 14-Bit A/D Converter



П









SECTION 12—MILITARY PRODUCTS

Milliary product dela chaetr are avaliable from your local LTC Sales hapradutalisa, or by calling LTC Communications of 1000 E37-5345.



SECTION 12—MILITARY PRODUCTS

INDEX	12-2
Military Products/Programs	12-3
JAN	
MIL-M-38510 Class B Flow (Figure 1)	12-4
MIL-M-38510 Class S Flow (Figure 2)	
Standard Military Drawings	12-4
SMD Preparation Flowchart (Figure 3)	
SMDs Get a New Part Numbering System	12-6
MIL-STD-883 Product	12-7
883 Group A Sampling Plan (Table 1)	12-7
Hi-Rel (SCDs)	12-7
Radiation Hardness Program	
Military Market Commitment	12-7
883 Certificate of Conformance	12-8
MIL-STD-883 Test Methods	12-9
Military Parts List	12-13

NOTE -

Military product data sheets are available from your local LTC Sales Representative, or by calling LTC Communications at (800) 637-5545.



LINEAR TECHNOLOGY MILITARY PRODUCTS/PROGRAMS

Linear Technology Corporation (LTC) offers a comprehensive range of high performance analog/linear integrated circuits including; Data Converters, Interface devices, High Speed Amplifiers, Precision Operational Amplifiers, Comparators, Voltage References, DC-DC Converters, Switches, Voltage Regulators, Switching Regulators, PWMs, and other special function products serving the rigorous demands of the military marketplace.

The Company's specification system, quality procedures and policies were set up from the beginning to meet the exacting demands of MIL-Q-9858 (Quality Program Requirements), MIL-I-45208 (Inspection System Requirements), MIL-M-38510 (General Specification for Microcircuits), MIL-STD-976 (Certification Requirements for Microcircuits), MIL-STD-883 (Test Methods and Procedures for Microelectronics) and more recently the ISO 9000 (Internal Standards for Quality Management).

In addition, the Company has introduced a line of radiation tolerant devices which are offered with three different inhouse levels of enhanced reliability processing to serve ground, air and/or space applications, including customer generated Source Controlled Drawings (SCDs) for a variety of missions.

LTC's military programs include:

- · JAN Class S
- JAN Class B
- Standard Military Drawings (SMDs)
- 883
- Hi-Rel (SCDs)
- · LTC "RH", Radiation hardened devices

LTC JAN pubera 190 MAL to prutosturam set not brosen

At the end of 1969, the Solid State Applications Branch of the Rome Air Development Center (RADC) issued the first copy of MIL-M-38510. This general specification for microcircuits established the procedures that a manufacturer must follow to have products listed on the Qualified Parts List (QPL).

One major problem faced by defense contractors using semiconductor devices was the inability to interchange devices caused by a proliferation of non-standard electrical specifications. The 38510 (JAN) program addressed this problem by publishing detailed electrical specifications (slash sheets) for each component to be listed on the QPL.

JAN devices are completely processed in the United States or its territories and all wafer fabrication, wafer sort, assembly, testing, and conformance testing are performed onshore.

In August 1984, LTC was visited by a team of Defense Electronics Supply Center (DESC) personnel. This team spent almost four days auditing LTC and at the end of the visit they awarded the Company "Class B Line Certification." This was a first for any company to receive this distinction on their first audit!

In early 1985, LTC joined the ranks of the eighteen existing QPL suppliers. Of these eighteen, only a handful of suppliers participate in the linear military JAN market. LTC believes its analog design experience and manufacturing strength has and will continue to make significant contributions to this market.

LTC's first QPL listing was achieved in February 1985, one year after the Company made JAN Class B a corporate goal. Other companies have typically taken 2 to 3 years to achieve this status. The line certification and QPL approvals were awarded to MIL-M-38510 and MIL-STD-883 Rev.C specifications. Since that time the Company has been re-audited to the latest revisions of these specifications and has maintained an uninterrupted certification record for the manufacture of JAN QPL products.

In November 1987, LTC was audited by a team from DESC, Naval Weapons Support Center and Aerospace Corporation and was awarded "Class S Line Certification."

LTC's policy of providing JAN linear components supports the United States Government's position of standardization to decrease the number of active part types maintained by DESC. This number is currently in excess of 85,000 for all types of components (contrasted to approximately 8,000 industry standard components). Standardization will clearly decrease costs and assist in the maintenance of military weapons systems and equipment now in the field.

LTC maintains an aggressive program to expand its JAN product offerings such that LTC now offers 45 products listed on the Class B Qualified Parts List (Part 1) and 40 products on the Class S Qualified Parts List (Parts 1 and 2). To receive an updated copy of LTC's current JAN QPL product offering, contact your local LTC sales office or LTC Military Marketing.

For JAN Flows see Figure 1 and Figure 2.

LTC Standard Military Drawings

DESC drawings were initiated in 1976 to standardize the electrical requirements for full temperature-tested military components. These DESC drawings (or minispecs) were initially issued for low power Schottky devices (54LS) used by defense subcontractors on the Air Force's F16. The program accomplished standardization of testing, without the delays associated with the qualification process for JAN components.




Figure 1. MIL-M-38510 Class B Flow




Figure 2. MIL-M-38510 Class S Flow


The DESC drawing was viewed as a preliminary specification prior to JAN approval, and it ranks second in the order of purchasing hierarchy to JAN. This order is defined in Requirement 64 of MIL-STD-454. If a JAN part is available, it is still preferred, however, there are many types of devices where the volume is such that the cost of a full JAN qualification may not be justified, but where a need exists for electrical standardization.

CMOS and analog circuits were added to the DESC Drawing Program in 1977, 1978 and 1979, but widespread

acceptance of these parts was not achieved. Today with more emphasis being placed on standardization, the interest level in DESC drawings has accelerated. This category of product can be built offshore with 883-level processing and the electrical parameters are tested specifically to the DESC drawing.

To provide parts to a DESC drawing, a manufacturer has to have at least one part on the 38510 QPL. He must also provide DESC with a certificate of compliance agreeing to the tests and conditions listed on the drawing.





In 1986 a new program named Standard Military Drawings (SMDs) was launched by DESC. This replaced the previous DESC Drawing Program. This new program is aimed directly at standardizing electrical requirements with the objective to decrease the time required to issue a military drawing. To achieve this, we have set up a computer link-up with the DESC Standardized Mil Drawing Group. LTC is actively supporting this Standard Military Drawing program and we are working closely with DESC and OEMs to participate in this government plan toward a greater level of standardization in military specifications.

LTC has over 134 devices listed on DESC and Mil drawings, and we are actively supporting these standardization programs by having parts available off the shelf from LTC and from distribution outlets.

For SMD Flow see Figure 3.

SMDs Get A New Part Numbering System

A new numbering system has been introduced to standardize the part numbering system for JAN 38510 and SMD (Standard Military Drawing) products.

Under the new system, the SMD number 5962-XXXXXZZ(_)YY will be used, with a minor change for the 38510 qual'd devices. This will make one part have one part number with just the grade identification being different (M = SMD, B = JANB and S = JANS). An example of this follows:

Old System

LTC PART NUMBER

LT1021CMH-5/883	5962-8876202GA	JM38510/12407BGA
Many Custom		
LTC PART NUMBER	"NEW" SMD ONE P	ART NUMBER SYSTEM
LT1021CMH-5/883	5962-88762	02(M, B or S)GA

"OLD" SMD NO.

This was implemented on January 1, 1990, for all SMDs and slash sheets created after this date. Devices listed or approved in the past will retain their respective existing part numbers.



JAN PART NUMBER

LTC MIL-STD-883 Product

The semiconductor industry 883 designation on military semiconductor components established a defacto standard in response to a significant demand from the military defense contractors. The Government recognized the existence of 883 components in the recent revisions of MIL-STD-883 and MIL-M-38510, and the requirements for compliant 883 components are now defined very specifically in these documents.

MIL-STD-883 is a test procedures and methods document which is revised periodically and defines the conditions for two categories of product, Class B and Class S. Class B is intended for applications where maintenance is difficult or expensive and where reliability is vital. Class S is intended for space and critical applications where replacement is extremely difficult or impossible and where reliability is imperative.

On December 31, 1984, a key clause was added to MIL-STD-883 Rev. C, "paragraph 1.2.1." This states that if a manufacturer advertises, certifies, or marks parts as compliant with MIL-STD-883 those parts must meet all of the provisions of MIL-STD-883, a practice consistent with "Truth in Advertising."

According to the Defense Electronics Supply Center (a branch of the Defense Department's Logistics Agency), the intent of paragraph 1.2.1 was to link MIL-STD-883 with the controls and details contained in MIL-M-38510.

LTC can state that all of its 883 products are in full compliance with the latest revision of MIL-STD-883. We have over 333 versions of our 883 products listed in our current catalog, including operational amplifiers, voltage regulators, voltage references, comparators, and our advanced line of proprietary CMOS circuits.

Table 1. LTC 883 Group A Sampling Plan

		883C	
TEST	CONDITION	SAMPLE SIZE	LTPD
DC Parametric	T _A = 25°C	116	2.0%
DC Parametric	T _A = -55°C	116	2.0%
	+125°C	116	2.0%
AC Parametric	T _A = 25°C	116	2.0%

LTC Hi-Rel (SCDs)

LTC recognizes the need for Source Controlled Drawings (SCDs) and the Company's DESC-certified line is well equipped to handle these requirements for space and hi-rel applications. The Company has a comprehensive specification review procedure and emphasis is placed on compliance to test methods and procedures. Over 8,000 specifications have been reviewed to date with fast feedback to our customers.

LTC has serviced SCD orders including "S" level specifications with an emphasis on compliance with customer purchase order requirements and on-time delivery performance. A dedicated SL traveller is initiated to baseline the manufacturing and test flow requirements to service each order.

LTC's Product Marketing Group can provide you with more details on a case-by-case basis.

LTC's Radiation Hardness Program

LTC has developed a proprietary design/wafer fabrication process for RAD HARD (RH prefix) products, complemented by a separate set of RH data sheets. Each RH data sheet specifies the end point electrical test requirements for Total Dose irradiation testing performed on a sample basis in accordance with MIL-STD-883 Method 1019. We offer in certain cases, the option of using the slash sheet electricals for the pre-radiation test limits instead of the LTC RH data sheet electricals. But in all cases the post-radiation electricals are per LTC's RH data sheets.

Due to the unique wafer processing required to make RH products, the RH products are not totally compliant with all the Class S requirements of MIL-STD-883. Since MIL-STD-883 specifically prohibits the marking of noncompliant products with the 883C compliance indicator, LTC's RH products are marked with the LTC RH prefix part number or with a special mark specified by the customer.

Military Market Commitment

LTC is a focused, dedicated company servicing the needs of the linear military marketplace. We are shipping to the top U.S. defense electronics contractors who have qualified and approved our products. LTC is committed to being the best and most proficient high quality supplier of analog military components.



883 CERTIFICATE OF CONFORMANCE — LEVEL B

LTC Part Number	(2002) and the Congrany's	-nete ofastels	QUALITY ASSURANCE INSPECTOR				
Lot Traceability No	equipped to handle these ne	DATE	SIGNATURE				
Purchase Order No.		t revisions of	distance of 883 components in the recen				
Customer Name	P/N	requirements -	off one Oty -M-JIM this 888-072-JIA				
Date Code	Shipper #	Circ. Dolaiso	Traveller Lot #				
Group A =	Group B =	Group C =	Group D = <u>22 22 22 27 27 2</u>				
Group B/3 Re-Inspection D	Date, If Applicable	he conditions	which is revised periodically and defines the				
SUPPORTING DOCUMENT INSPECTION. THE MAJOR Operation	TATION AND RECORDS ARE RE ELEMENTS OF THE 883C PRO Screening Procedure MIL-STD	ETAINED ON FILE IGRAM ARE SHO					
Internal Visual Stabilization Bake Temperature Cycling Constant Acceleration Fine Leak Gross Leak Burn-in Final Electrical QA Acceptance Quality Conformance	Method 2010, Condition B Method 1008, Condition C Method 1010, Condition C, 10 cycl Method 2001, Condition E, 30k g Y Method 1014, Condition A Method 1014, Condition C Method 1015, 160 hrs at 125°C (or +25°C DC (per LTC Data Sheet) +125°C or 150°C DC -55°C DC +25°C AC Method 5005 Group A (sample/lot) Group C (sample eve Group D (sample eve	r equivalent) PDA = 5% ery 3 months/Generi	According to the Defense Deserved of the Defense Defense Deserved of the Deserved of the Deserved of the Defense Deserved of the Deser				
External Visual	Method 2009	-ba tuo fina ,a	egulators, voltage references, comparation				
NOTE: Each operation	is performed on a 100% basis unless	s otherwise stated.	anced line of proprietary CMOS circuits.				
			FORM No. 00-03-607				

LINEAR TECHNOLOGY CORPORATION 1630 McCarthy Blvd. Milpitas, CA 95035-7487



LINEAR TECHNOLOGY CORPORATION 1630 McCarthy Blvd. Milpitas, CA 95035-7487

GROUP A DATA Mil-Std-883, METHOD 5005

LTC P/N:	LOT #:	70 P.N.	
GENERIC TYPE:	PKG:	DATE CODE:	7
ASSEMBLY LOC:			

PD ACC & DATE O	ACC #	S/S	# FAILED	DATE TESTED	OPER NUMBER
SUBGROUP 1					
Static tests at 25°C	0	116		2.9	BUBBBROD
SUBGROUP 2			2015	mevio2 of es	
Static tests at maximum rated operating temperature	0	116	2003	E 9	Selected Selected
SUBGROUP 3		ye i dress			
Static tests at minimum rated operating temperature	0	116	1100	P S	SUBGROU
SUBGROUP 4 Dynamic tests at 25°C	0	116			
SUBGROUP 5		110			
Dynamic tests at maximum rated operating temperature	0	116		ME	
SUBGROUP 6 Dynamic tests at minimum rated operating temperature	0	116	XAM	1	
SUBGROUP 7 Functional tests at 25°C	0	116		ibvid.	incar nadi 80 MeCarily
SUBGROUP 8 Functional tests at maximum and minimum operating temperature	0 (2) ATA	116	10	1891-000	se Au Jaing
SUBGROUP 9 Switching tests at 25°C	0	116	IIIV		
SUBGROUP 10		_ 10 TO J			LTG PAK
Switching tests at maximum rated operating temperature	0	116		:3qV	
SUBGROUP 11 Switching tests at minimum rated operating temperature	0	116	CONTRACT		

QA APPROVAL:	DATE:
00/1/11 1 110 1/16.	D/(IL.

FORM No. 00-03-6037

LINEAR TECHNOLOGY

MILITARY PRODUCTS

LINEAR TECHNOLOGY CORPORATION 1630 McCarthy Blvd. Milpitas, CA 95035-7487

GROUP B DATA (Class B) Mil-Std-883, METHOD 5005

LTC P/N:GENERIC TYPE:	STAC	LOT #:	-Sing		DATE	CODE:		
ASSEMBLY LOC:	ATTENDED TO	PKG:			_ DATE	CODE.	OU YURMER	38A
AGGENIDET EGG.								
TEST	METHOD	CONDITION	LTPD	ACC #	S/S	# FAILED	DATE TESTED	OPER
SUBGROUP 2 Resistance to Solvents	2015	911	0	0	4	31 25°0		5
SUBGROUP 3 Solderability	2003	Soldering Temp. of 245°C ± 5°C	10	0	ego bets	AM	distagna GUOADS	8112
SUBGROUP 5 Bond Strength	2011	C or D	15	0		muminim ta	static laste evutstacime	
		err	QA AP	PROVAL:		0788 ta DA	ATE:	108
							FORM No.	
AD TECHNIOLOGY CODE	ODATION							
AR TECHNOLOGY CORP McCarthy Blvd.	UKATIUN							
tas, CA 95035-7487								
		GROUP C DAT						
		Mil-Std-883, ME						
		311						
LTC P/N:		LOT #:						
GENERIC TYPE: CT. GROUP:		PKG:	0	prilesear	DATE			
TEST	METHOD	CONDITION	LTPD	ACC	S/S	#	DAT	LOPER
				#	0.0	FAILED		100
SUBGROUP 1 Steady State Life Test	1005	T _A = 125°C (1000 Hours or Equiv	5	0	45	AM	7	

QA APPROVAL

FORM No. 00-03-6007

DATE: _

LINEAR TECHNOLOGY CORPORATION 1630 McCarthy Blvd. Milpitas, CA 95035-7487

GROUP B DATA (Class S) Mil-Std-883, METHOD 5005

LTC P/N:	LOT #:	MERIC TYPE	
GENERIC TYPE:	PKG:	DATE CODE:	AS
ASSEMBLY LOC:			

TEST	METHOD	CONDITION	LTPD	ACC #	S/S	# FAILED	DATE TESTED	OPER
SUBGROUP 1 Physical Dimensions Internal Water-Vapor Content	2016 1018	5000 ppm Max	ite 9 bass.	0	3	ara sacanso V	O BUZYIN S 9UOP 36 gyal bas	U2
SUBGROUP 2 Resistance to Solvents Internal Visual and Mechanical Bond Strength Die Shear Test	2015 2013, 2014 2011 2019	Design and Construction Requirements C or D	01 10	0 0	4 2 22 Wires 3	ock e Cydle eistance	Sope Last Sope Last Demai St Temporatur Voicuus R	U8
SUBGROUP 3 Solderability	2003 or 2022	Soldering Temp. of 245°C ±5°C	10	0	22 Leads	notenin	ford Jason E text Excert	
SUBGROUP 4 Lead Integrity Seal Fine Gross Lid Torque	2004 1014 2024	B ₂ (Lead Fatigue) Glass Frit Seal Only	5	0 9 A	45 Leads	M	シレ	00
SUBGROUP 5 Electrical End-Points Steady State Life Electrical End-Points	1005	Test # C, D, or E Test #	5	0	45	nouson	Fine Leak Brass Leak Visual Exar	
SUBGROUP 6 Electrical End-Points Temperature Cycling Constant Acceleration Seal Fine	1010 2001 1014	Test # C 100 Cycles E Y ₁ Only	15	0 A	15 2001 2001 2001 2001	amjors-on eteric	BÉROUP E SAIL A most Fine Leak Bross Leak Visual Exar	02
Gross Electrical End-Points	8	Test #	eM wood		ALOI		RUORDE	ua.
SUBGROUP 7 ESD Classification	3015	Qual or Re-Design Only	15	N/A	3505 N	Load Finle	BGROUF T	ns

QA APPROVAL:	DATE:



MILITARY PRODUCTS

LINEAR TECHNOLOGY CORPORATION 1630 McCarthy Blvd. Milpitas, CA 95035-7487

GROUP D DATA (Class B or S) Mil-Std-883, METHOD 5005

LTC P/N:		LOT #:			
GENERIC TYPE:		PKG:	3/101	DATE CODE:	LICEN
ASSEMBLY LOC:	DATE COD				

TEST	METHOD	CONDITION	LTPD	ACC #	S/S	# FAILED	DATE TESTED	OPER
SUBGROUP 1 Physical Dimensions	2016	\$ N112	15	0	15			
SUBGROUP 2 Lead Integrity	2004	B ₂ (Lead Fatigue)	5 xsM mgg 0000	0	45 Leads		Physical Di nternal We Content	36
Fine Leak Gross Leak	1014 1014				3300		SGROUP :	SU
SUBGROUP 3 Thermal Shock Temperature Cycle Moisture Resistance Fine Leak	1011 1010 1004 1014	B 15 Cyc		0	81015 4105 1105 9105	bas land basi basi pet	Alemal Vis Mechan Rond Stren Die Shear	
Gross Leak Visual Examination	1014 1004/ 1010		idering Tamp. o 245°C ±6°C		2003 01 2022	V	Solderabilit	ue
Electrical End-Points		Test #					0,100	US
SUBGROUP 4 Mechanical Shock Vibration Variables- Frequency	2002 2007	B A	15	0	15	IPI	Fine	
Constant Acceleration Fine Leak Gross Leak Visual Examination	2001 1014 1014 1010/ 1011	E Y10	only 12 In a se	E	1005	nd-Points te Life nd-Points	Jid Torque SGROUP E Hechical E Steady Sta Slechical E	
Electrical End-Points		Test #					RUGHOR	110
SUBGROUP 5 Salt Atmosphere Fine Leak Gross Leak Visual Examination	1009 1014 1014 1009	A Visual Criteria	e Y ₁ Only	0	15 9101 1005 4101	nd-Points e Cycling costeration	l'emperatu	
SUBGROUP 6 Internal Water-Vapor	1018	5000 ppm Max	i jeaT	0	3	etnio9-bri	Gross Electrical E	
SUBGROUP 7 Adhesion of Lead Finish	2025	AM at n	15 gleeC -eR to lei	0	15	noticellon	BGROUP ESD Class	SU
SUBGROUP 8 Lid Torque	2024	Glass Frit Seal Or	nly	0	5			

QA APPROVAL:	DATE:
	E051111



MILITARY PARTS LIST

IAM C ODI	JM38510/10103SGA (LM101AH)	JM38510/10306SCA (LM119J)	JM38510/11405SGA (LF156AH)	JM38510/12601SEA (LT1524J)
JAN S QPL	JM38510/10103SGA (LM101AH) JM38510/10103SHA (LM101AW)	JM38510/10306SCA (LM119J) JM38510/10306SIA (LM119H)	JM38510/11703SXA (LM117H)	JM38510/13501SGA (0P07AH)
			JM38510/11704SYA (LM117K)	JM38510/13501SPA (OP07AJ8)
	JM38510/10103SPA (LM101AJ8)	JM38510/10306SHA (LM119W)		JM38510/13502SGA (0P07H)
	JM38510/10104SCA (LM108AJ)	JM38510/10307SCA (LM119AJ)	JM38510/11803SXA (LM137H)	
	JM38510/10104SGA (LM108AH)	JM38510/10307SIA (LM119AH)	JM38510/11804SYA (LM137K)	JM38510/13502SPA (OP07J8)
	JM38510/10104SHA (LM108AW)	JM38510/10307SHA (LM119AW)	JM38510/12407SGA (LT1021-5H)	JM38510/13503SGA (OP27AH)
	JM38510/10104SPA (LM108AJ8)	JM38510/11402SGA (LF156H)	JM38510/12409SGA (LT1021-10H)	JM38510/13503SPA (0P27AJ8)
	JM38510/10304SGA (LM111H)	JM38510/11404SGA (LF155AH)	JM38510/12501SGA (LF198H)	JM38510/14802SXA (LT1009H3)
00000000000000000000000000000000000000	LUMBER PROBERTS	CORDINATORY CONCRETE	PRODUCTI SEALS	Urbu-ia -
JAN B QPL	JM38510/10103BCA (LM101AJ)	JM38510/10304BGA (LM111H)	JM38510/11404BGA (LF155AH)	JM38510/12501BGA (LF198H)
	JM38510/10103BGA (LM101AH)	JM38510/10306BIA (LM119H)	JM38510/11404BPA (LF155AJ8)	JM38510/12601BEA (SG1524J)
	JM38510/10103BHA (LM101AW)	JM38510/10306BCA (LM119J)	JM38510/11405BGA (LF156AH)	JM38510/13501BGA (OP07AH)
	JM38510/10103BPA (LM101AJ8)	JM38510/10306BHA (LM119W)	JM38510/11405BHA (LF156W)	JM38510/13501BPA (OP07AJ8)
	JM38510/10104BCA (LM108AJ)	JM38510/10307BCA (LM119AJ)	JM38510/11405BPA (LF156AJ8)	JM38510/13502BGA (OP07H)
	JM38510/10104BGA (LM108AH)	JM38510/10307BIA (LM119AH)	JM38510/11703BXA (LM117H)	JM38510/13502BPA (0P07J8)
	JM38510/10104BPA (LM108AJ8)	JM38510/10307BHA (LM119AW)	JM38510/11704BYA (LM117K)	JM38510/13503BGA (OP27AH)
	JM38510/10106BEA (LH2108AD)	JM38510/11401BGA (LF155H)	JM38510/11706BYA (LM138K	JM38510/13503BPA (OP27AJ8)
	JM38510/10107BCA (LM118J)	JM38510/11401BPA (LF156J8)	JM38510/11803BXA (LM137H)	JM38510/14802BXA (LT1009H)
	JM38510/10107BGA (LM118H)	JM38510/11402BGA (LF156H)	JM38510/11804BYA (LM137K)	Vertil
	JM38510/10107BHA (LM118W)	JM38510/11402BHA (LF156W)	JM38510/12407BGA (LT1021-5H)	
	JM38510/10107BPA (LM118J8)	JM38510/11402BPA (LF156J8)	JM38510/12409BGA (LT1021-10H)	
Think's	368607.1 28538.6965-F1	Territory) Description	100 MEAN - 100	ECONO.
DESC Drawings	7703401XA (LM117H)	7703405XA (LT117AH)	7802801EA (SG1524J)	8551501VA (LT1526J)
DESC Diawings		7703405XA (LT117AH) 7703405YA (LT117AK)	8203601GA (OP07AH)	8601401CA (LM119J)
	7703401YA (LM117K)	7703405YA (LT117AK) 7703406XA (LT137AH)	8203601PA (0P07AJ8)	8601401HA (LM119W)
	7703402XA (LM117HVH) 7703402YA (LM117HVK)	7703406YA (LT137AH) 7703406YA (LT137AK)	8203602GA (OP07H)	8601401IA (LM119H)
		7703407XA (LT117AHVH)	8203602PA (0P07J8)	8601402CA (LT119AJ)
	7703403XA (LM137H)	7703407YA (LT117AHVK)	8418001XA (LM136AH-2.5)	8601402HA (LT119AW)
	7703403YA (LM137K)		8551401GA (REF02AH)	8601402IA (LT119AH)
	7703404XA (LM137HVH) 7703404YA (LM137HVK)	7703408XA (LT137AHVH) 7703408YA (LT137AHVK)	8551401PA (REF02AJ8)	OUD INDEIN (ETTIBALI)
100	Trought (Chilotital)	7700 OUTA (ETTO/AITY)	The second secon	AUX PALL
The party	ASSESSA MERICULATION	SAN PAGESTY - CHESTANGIES		
Standard Military	5962-8680601EA (LT1846J)	5962-8853703GA (OP37CH)	5962-8876002GA (LT1013MH)	5962-8992103XA (LM129CH)
Drawings (SMD)	5962-8680602EA (LT1847J)	5962-8853703PA (0P37CJ8)	5962-8876002PA (LT1013MJ8)	5962-8997601GA (LT1055AMH)
	5962-8684501IA (LT1016MH)	5962-8853801GA (OP215AH)	5962-8876201GA (LT1021BMH-5)	5962-8997602GA (LT1056AMH)
	5962-8684501PA (LT1016MJ8)	5962-8853801PA (OP215AJ8)	5962-8876202GA (LT1021CMH-5)	5962-8997603GA (LT1055MH)
	5962-8686101XA (LT580SH)	5962-8853802GA (OP215BH)	5962-8876203GA (LT1021DMH-5)	5962-8997604GA (LT1056MH)
	5962-8686102XA (LT580TH)	5962-8853802PA (OP215BJ8)	5962-8950401GA (LT1017MH)	5962-8998101YA (LT1086MK)
	5962-8686103XA (LT580UH)	5962-8856101XA (LM199AH)	5962-8950401PA (LT1017MJ8)	5962-9059501GA (LT1019AMH-10)
	5962-8688201XA (LH0070-0H)	5962-8856102XA (LM199H)	5962-8950402GA (LT1018MH)	5962-9059502GA (LT1019AMH-5)
	5962-8688202XA (LH0070-1H)	5962-8856201XA (LT1010MH)	5962-8950402PA (LT1018MJ8)	5962-9059503GA (LT1019AMH-4.5
	5962-8688203XA (LH0070-2H)	5962-8856201YA (LT1010MK)	5962-8951101EA (LT1525AJ)	5962-9059504GA (LT1019AMH-2.5
	5962-8688701CA (OP227AJ)	5962-8856701GA (LT1037AMH)	5962-8951102EA (LT1527AJ)	5962-9059505GA (LT1019MH-10)
	5962-8757801GA (LT1007AMH)	5962-8856701PA (LT1037AMJ8)	5962-8952101XA (LT1084MK)	5962-9059506GA (LT1019MH-5)
	5962-8757801PA (LT1007AMJ8)	5962-8859701XA (LT1004MH-1.2)	5962-8956201GA (LT1054MH)	5962-9059507GA (LT1019MH-4.5)
	5962-8759401XA (LM185H-1.2)	5962-8859702XA (LT1004MH-2.5)	5962-8956201PA (LT1054MJ8)	5962-9059508GA (LT1019MH-2.5)
	5962-8759402XA (LM185H-2.5)	5962-8860001GA (LT1021BMH-10)	5962-8958101GA (REF01AH)	5962-9062701GA (LT1011AMH)
	5962-8760401GA (LM10H)	5962-8860002GA (LT1021CMH-10)	5962-8958101PA (REF01AJ8)	5962-9062701PA (LT1011AMJ8)
	5962-8760401PA (LM10J8)	5962-8860003GA (LT1021DMH-10)	5962-8961001XA (LT1009MH)	5962-9062702GA (LT1011MH)
	5962-8766601VA (LT1080MJ)	5962-8862201GA (LT1028MH)	5962-8962201GA (LT1022AMH)	5962-9062702PA (LT1011MJ8)
	5962-8766602EA (LT1081MJ)	5962-8862201PA (LT1028MJ8)	5962-8962202GA (LT1022MH)	5962-9064901CA (LT1064-4MJ)
	5962-8767501XA (LM150K)	5962-8862202GA (LT1028AMH)	5962-8967701CA (LT1014AMJ)	5962-9064901XA (LT1064-4ML)
	5962-8767502XA (LT150AK)	5962-8862202PA (LT1028AMJ8)	5962-8967702CA (LT1014MJ)	5962-9082501MYA (LT1070MK)
	5962-8771501CA (LT1002AMJ)	5962-8864101RA (LTC1060AMJ)	5962-8978201CA (LTC1052MJ)	5962-9082502MYA (LT1071MK)
	5962-8773801GA (LT1001MH)	5962-8864102RA (LTC1060MJ)	5962-8978201GA (LTC1052MH)	5962-9082503MYA (LT1072MK)
	EDG2 0772001DA /I T1001M IO\	5962-8864601XA (LT1085MK)	5962-8978201PA (LTC1052MJ8)	5962-9082503MPA (LT1072MJ8)
	5962-8773801PA (LT1001MJ8)		5962-8980201XA (LT1031BH)	5962-9082504MYA (LT1070HVMK)
	5962-8774101XA (LT1033MK)	5962-8864701GA (LT1021BMH-7)		
	5962-8774101XA (LT1033MK) 5962-8777501YA (LM123K)	5962-8864702GA (LT1021DMH-7)	5962-8980202XA (LT1031CH)	
	5962-8774101XA (LT1033MK) 5962-8777501YA (LM123K) 5962-8853701GA (0P37AH)	5962-8864702GA (LT1021DMH-7) 5962-8875101VA (LT1039MJ)	5962-8980203XA (LT1031DH)	5962-9082506MYA (LT1072HVMK)
	5962-8774101XA (LT1033MK) 5962-8777501YA (LM123K) 5962-8853701GA (0P37AH) 5962-8853701PA (0P37AJ8)	5962-8864702GA (LT1021DMH-7) 5962-8875101VA (LT1039MJ) 5962-8875102EA (LT1039MJ16)	5962-8980203XA (LT1031DH) 5962-8983001RA (LTC1090MJ)	
	5962-8774101XA (LT1033MK) 5962-8777501YA (LM123K) 5962-8853701GA (OP37AH) 5962-8853701PA (OP37AJ8) 5962-8853702GA (OP37BH)	5962-8864702GA (LT1021DMH-7) 5962-8875101VA (LT1039MJ) 5962-8875102EA (LT1039MJ16) 5962-8876001GA (LT1013AMH)	5962-8980203XA (LT1031DH) 5962-8983001RA (LTC1090MJ) 5962-8992101XA (LM129AH)	5962-9082506MYA (LT1072HVMK)
	5962-8774101XA (LT1033MK) 5962-8777501YA (LM123K) 5962-8853701GA (0P37AH) 5962-8853701PA (0P37AJ8)	5962-8864702GA (LT1021DMH-7) 5962-8875101VA (LT1039MJ) 5962-8875102EA (LT1039MJ16)	5962-8980203XA (LT1031DH) 5962-8983001RA (LTC1090MJ)	5962-9082506MYA (LT1072HVMK)
	5962-8774101XA (LT1033MK) 5962-8777501YA (LM123K) 5962-8853701GA (OP37AH) 5962-8853701PA (OP37AJ8) 5962-8853702GA (OP37BH)	5962-8864702GA (LT1021DMH-7) 5962-8875101VA (LT1039MJ) 5962-8875102EA (LT1039MJ16) 5962-8876001GA (LT1013AMH)	5962-8980203XA (LT1031DH) 5962-8983001RA (LTC1090MJ) 5962-8992101XA (LM129AH)	5962-9082506MYA (LT1072HVMK)
	5962-8774101XA (LT1033MK) 5962-877501YA (LM123K) 5962-8853701GA (OP37AH) 5962-8853701PA (OP37AH) 5962-8853701PA (OP37BH) 5962-8853702PA (OP37BH) 5962-8853702PA (OP37BJ8)	5962-8847026A (LT1021DMH-7) 5962-8875101VA (LT1039MJ) 5962-8875102EA (LT1039MJ)16) 5962-8876001GA (LT1013AMH) 5962-8876001PA (LT1013AMJ8)	5962-8990203XA (LT10310H) 5962-8983001RA (LT01090MJ) 5962-8992101XA (LM129AH) 5962-8992102XA (LM129BH)	5962-9082506MYA (LT1072HVMK) 5962-9084101MCA (LT1020MJ) RH1021-5
	5962-877401XA (LT1033MK) 5962-8777501YA (LM123K) 5962-88537016A (OP37AH) 5962-8853701PA (OP37AH) 5962-8853702GA (OP37BH) 5962-8853702PA (OP37BJ8) RH07 RH27C	5962-88647026A (LT1021DMH-7) 5962-8875101VA (LT1039MJ) 5962-8875102EA (LT1039MJ) 5962-88760016A (LT1013MM) 5962-8876001PA (LT1013AMJ8) RH111 RH117	5962-8980203XA (LT1031DH) 5962-8983001RA (LT10300MJ) 5962-8992101XA (LM129AH) 5962-8992102XA (LM129BH) RH137 RH1009	5962-9082506MYA (LT1072HVMK) 5962-9084101MCA (LT1020MJ) RH1021-5 RH1021-7
Radiation Hardened	5962-8774101XA (L1T1033MK) 5962-8777501YA (LM123K) 5962-88537016A (OP37AH) 5962-8853701PA (OP37AH) 5962-8853702GA (OP37BH) 5962-8853702PA (OP37BJ8) RH07 RH27C RH37C	5962-88647026A (LT1021DMH-7) 5962-8875101VA (LT1039MJ) 5962-8875102EA (LT1039MJ) 5962-8876001GA (LT1013AMH) 5962-8876001PA (LT1013AMJ8) 8H111 RH117 RH118	5962-8990203XA (LT10310H) 5962-8983001RA (LT01090MJ) 5962-8992101XA (LM129AH) 5962-8992102XA (LM129BH)	RH1021-5 RH1021-7
	5962-877401XA (LT1033MK) 5962-8777501YA (LM123K) 5962-88537016A (OP37AH) 5962-8853701PA (OP37AH) 5962-8853702GA (OP37BH) 5962-8853702PA (OP37BJ8) RH07 RH27C	5962-88647026A (LT1021DMH-7) 5962-8875101VA (LT1039MJ) 5962-8875102EA (LT1039MJ) 5962-88760016A (LT1013MM) 5962-8876001PA (LT1013AMJ8) RH111 RH117	5962-8980203XA (LT1031DH) 5962-8983001RA (LT10300MJ) 5962-8992101XA (LM129AH) 5962-8992102XA (LM129BH) RH137 RH1009	5962-9082506MYA (LT1072HVMK) 5962-9084101MCA (LT1020MJ) RH1021-5 RH1021-7

MILITARY PARTS LIST

			MILITANT FANT	O LIOT			
883	15455411000	LM108H/883	LT1012AMH/883	LT1055MH/883	LT1126MJ8/883	LTC1051MJ8/883	OP-16CJ8/88
Operational	LF155AH/883	LM108AJ8/883	LT1012MD/883	LT1055MH/883	LT1127AMJ8/883	LTC1051MJ6/883	OP-27AH/883
	LF155H/883			The state of the s			
Amplifiers	LF156AH/883	LM118H/883	LT1012MH/883	LT1056MH/883 LT1057AMH/883	LT1127MJ/883 LT1172MJ8/883	LTC1052MJ/883	OP-27AJ8/88
	LF156H/883	LM118J8/883	LT1013AMH/883			LTC1052MJ8/883	OP-27BJ8/88
	LF156J8/883	LM118W/883	LT1013AMJ8/883	LT1057AMJ8/883	LT1181MJ/883	LTC1150MJ8/883	OP-27BH/88
	LF156W/883	LT118AH/883	LT1013MH/883	LT1057MH/883	LT1190MJ8/883	OP-05AH/883	OP-27CH/88
	LF412AMH/883	LT118AJ8/883	LT1013MJ8/883	LT1057MJ8/883	LT1191MJ8/833	OP-05AJ8/883	OP-27CJ8/88
	LF412MH/883	LT1001AMH/883	LT1014AMJ/883	LT1058AMJ/883	LT1192MJ8/883	OP-05H/883	OP-37AH/883
	LF412AMJ8/883	LT1001AMJ8/883	LT1014MJ/883	LT1058AML/883	LT1193MJ8/883	OP-05J8/883	OP-37AJ8/88
	LF412MJ8/883	LT1001MH/883	LT1022AMH/883	LT1058MJ/883	LT1194MJ8/883	OP-05AW/883	OP-37BJ8/88
	LH0070-0H/883	LT1001MJ8/883	LT1022MH/883	LT1073AW/883	LT1223MJ8/883	OP-05W/883	OP-37CH/883
	LH0070-1H/883	LT1002AMJ/883	LT1024AMD/883	LT1078AMH/883	LT1228MJ8/883	OP-07AH/883	OP-37CJ8/88
	LH0070-2H/883	LT1002MJ/883	LT1024MD/883	LT1078AMJ8/883	LT1229MJ8/883	OP-07AJ8/883	OP-215AH/88
	LH2108AD/883	LT1006AMH/883	LT1028AMH/883	LT1078MH/883	LT1230MJ/883	OP-07H/883	OP-215AJ8/8
	LH2108D/883	LT1006AMJ8/883	LT1028AMJ8/883	LT1078MJ8/883	LTC1050AMH/883	OP-07J8/883	OP-215CH/88
	LM10H/883	LT1006MH/883	LT1028MH/883	LT1079AMJ/883	LTC1050AMJ8/883	OP-15AH/883	OP-215CJ8/8
	LM10J8/883	LT1006MJ8/883	LT1028MJ8/883	LT1079MJ/883	LTC1050AMJ/883	OP-15BH/883	OP-227AJ/88
		LT1007AMH/883	LT1037AMH/883	LT1124AMJ8\883	LTC1050MH/883	OP-15CH/883	OP-227CJ/88
	LM101AH/883						
		LT1007AMJ8/883	LT1037AMJ8/883	LT1124MJ8/883	LTC1050MJ8/883	OP-15CJ8/883	OP-237AJ/88
		LT1007MH/883	LT1037MH/883	LT1125AMJ8/883	LTC1050MJ/883	OP-16AH/883	OP-237CJ/88
	LM107J8/883	LT1007MJ8/883	LT1037MJ8/883	LT1125MJ8/883	LTC1051AMH/883	OP-16BH/883	
	LM108AH/883	LT1008MH/883	LT1055AMH/883	LT1126AMJ8/883	LTC1051AMJ8/883	OP-16CH/883	
383	LM117H/883	LM137K/883	LT137AH/883	LT1020MJ/883	LT1083MK-5/883	LT1086MK-5/883	
Regulators	LM117HVH/883	LM138K/883	LT137AHVH/883	LT1026MJ8/883	LT1083MK-12/883	LT1086MK-12/883	
negulators	LM117HVK/883	LM150K/883	LT137AHVK/883	LT1026MH8/883	LT1084MK/883	1 74 4 0 0 1 4 10 10 00	
	LM117V/002	LT117AH/883	LT137AK/883	LT1033MK/883	LT1084MK-5/883	LITTEONIOOTOOD	
	LM123K/883	LT117AHVH/883	LT138AK/883	LT1035MK/883	LT1084MK-12/883		
	LM137H/883	LT117AHVK/883	LT150AK/883	LT1036MK/883	LT1085MK/883		
	LM137HVH/883	LT117AK/883	LT1003MK/883	LT1054MJ8/883	LT1086MH/883		
	LM137HVK/883	LT123AK/883	LT1005MK/883	LT1054MH/883	LT1086MK/883	7703405	
383	LM129AH/883	LM199AH/883	LT1004MH-2.5/883	LT1021BMH-5/883	LT1031BMH/883	REF-01J8/883	
References	LM129BH/883	LM199AH-20/883	LT1009MH/883	LT1021CMH-5/883	LT1031CMH/883	REF-02AH/883	
neierences							
	LM129CH/883	LM199H/883	LT1019AMH-2.5/883	LT1021DMH-5/883	LT1031DMH/883	REF-02AJ8/883	
		LT580SH/883	LT1019AMH-4.5/883	LT1021BMH-7/883	LT1034BMH-1.2/883	REF-02H/883	
	LM134H-3/883	LT580TH/883	LT1019AMH-5/883	LT1021DMH-7/883	LT1034BMH-2.5/883	REF-02J8/883	
	LM134H-6/883	LT580UH/883	LT1019AMH-10/883	LT1021BMH-10/883	LT1034MH-1.2/883		
	LM136AH-2.5/883	LT581SH/883	LT1019MH-2.5/883	LT1021CMH-10/883	LT1034MH-2.5/883		
	LM136H-2.5/883	LT581TH/883	LT1019MH-4.5/883	LT1021DMH-10/883	REF-01AH/883		
	LM185H-1.2/883	LT581UH/883	LT1019MH-5/883	LT1029AMH/883	REF-01AJ8/883		
	LM185H-2.5/883	LT1004MH-1.2/883	LT1019MH-10/883	LT1029MH/883	REF-01H/883		
883	eene 1998 ISLN18	OTT, D. ASSISTANCES STREET	(-hibrort,), a	1710111110000	12:00:00:00:00:00:00:00:00:00:00:00:00:00	1710101111000	
	LM111H/883	LM119W/883	LT119AJ/883	LT1011AMJ8/883	LT1016MJ/883	LT1018MH/883	
Comparators	LM111J8/883	LT111AH/883	LT685MH/883	LT1011MH/883	LT1016MJ8/883	LT1018MJ8/883	
	LM119H/883	LT111AJ8/883	LT685MJ/883	LT1011MJ8/883	LT1017MH/883	LTC1040MJ/883	
	LM119J/883	LT119AH/883	LT1011AMH/883	LT1016MH/883	LT1017MJ8/883	LTC1042MJ8/883	
383 (HAALIDETA) ABIOG	17407018/2000	17407014/4000	1710101110700	1745041900	1 T40 40 1/000	00/5074 1/000	
Switched-Mode	LT1070MK/883	LT1072MK/883	LT1242MJ8/883	LT1524J/883	LT1846J/883 LT1847J/883	SG1527AJ/883	
	LT1070HVMK/883	LT1072HVMK/883	LT1243MJ8/883	LT1525AJ/883			
Control Circuits	LT1071MK/883	LT1072MJ8/883	LT1244MJ8/883	LT1526J/883	SG1524J/883		
	LT1071HVMK/883	LT1241MJ8/883	LT1245MJ8/883	LT1527AJ/883	SG1525AJ/883		
383 PARATUTA AMERICA	550 (90 2	TO LO ADMINISTRA	AU MARGOYT DE	Principal Page	DANGETT A SACRET	15 B-078P	
	LT1032MJ/883	LT1080MJ/883	LT1280MJ/883				
nterface	LT1039MJ/883	LT1081MJ/883	LT1281MJ/883				
	LT1039MJ16/883	LTC1045MJ/883					
383	LTC1059AMJ/883	LTC1060MJ/883	LTC1062MJ8/883	LTC1064-2MJ/883	LTC1164MJ/883	118-2862	
Filters	LTC1059AMJ/883	LTC1061AMJ/883	LTC1062MJ8/883	LTC1064-2MJ/883	E101104W0/003		
Tillers	LTC1060AMJ/883	LTC1061MJ/883	LTC1064-1MJ/883	LTC1064-2ML/883			
	E101000AW0/003	2101001W0/003	L101004-1N0/003	L101004-4ML/083	HELL OF LOCALES	21-0203	
383	LTC1090MJ/883	LTC1093MJ/883	LTC1290CMJ/883			de ande	
Data	LTC1091MJ8/883	LTC1094MJ/883	LTC1290DMJ/883				
Converters	LTC1092MJ8/883	LTC1290BMJ/883					
	1-001100	200115		55100		- 4000414	h et element
	LF198AH/883	LT1010MK/883	LTC1043MD/883				
Other 883							
Other 883	LF198H/883	LTC201AMJ/883	LTC1044MH/883				
Other 883		LTC201AMJ/883 LTC1041MJ8/883	LTC1044MH/883 LTC1044MJ8/883				



SECTION 13—NEW PRODUCTS

ETC1033, Low Officet, Clack Twanibs Silk Enfort Bellerworth Lowpess Filter





SECTION 13—NEW PRODUCTS	
SECTION 13—NEW PRODUCTS INDEX	13-2
PROPRIETARY PRODUCTS	
LTC488, Quad RS485 Line Receiver	13-3
LTC489, Quad RS485 Line Receiver	13-12
LTC1063, Low Offset, Clock Tunable 5th Order Butterworth Lowpass Filter	13-21
LTC1064-7/LTC1164-7/LTC1264-7, Linear Phase, Group Delay Equalized, 8th Order Lowpass Fliters	13-25
LT1082, 1A High Voltage High Efficiency Switching Voltage Regulator	13-29
LTC1096/LTC1098, Micropower, Sampling 8-Bit Serial I/O A/D Converters	13-33
LT1108, Micropower DC-DC Converter Adjustable and Fixed 5V, 12V	13-37
LT1109A, Micropower Low Cost DC-to-DC Converter Adjustable and Fixed 5V, 12V	13-41
LT1112/LT1114, Dual/Quad Low Power Precision, Picoamp Input Operational Amplifiers	13-43
LT1121-5, Micropower Low Dropout Regulator	13-46
LT1123-2.85, Low Dropout Regulator Driver for SCSI-2 Active Termination	13-48
LT1128, Unity Gain Stable Ultra-Low Noise Precision LT1028 Type Operational Amplifier	13-50
LT1129-2.85, LT1129-3.3, LT1129-5, 500mA Low Iq Low Dropout Regulator	13-51
LT1137A, Advanced Low Power 5V RS232 Transceiver with Small Capacitors	13-52
LTC1151, Dual \pm 15V Zero Drift Operational Amplifier with Internal Capacitors	
LTC1164-5, Low Power Clock Tunable 8th Order Butterworth Lowpass Filter	
LTC1164-6, Low Power Clock Tunable 8th Order Elliptic Lowpass Filter	13-62
LTC1196/LTC1198, 8-Bit, 600ns, 1.3MHz Sampling A/D Converters	13-64
LT1227, 140MHz Video Current Feedback Amplifier	13-65
LT1237, 5V RS232 Transceiver with Advanced Power Management and One Receiver Active in SHUTD	OWN13-76
LTC1250, Very Low Noise Zero Drift Bridge Amplifier	13-80
LTC1264-7, Linear Phase, Group Delay Equalized, 8th Order Lowpass Filter	13-84
LT1271, 4A High Efficiency Switching Regulator	13-88
LTC1291, Single Chip 12-Bit Data Acquisition System	
LT1330, 5V RS232 Transceiver with 3V Logic Interface and One Receiver Active in SHUTDOWN	
LTC1485, High Speed RS485 Interface Transceiver	13-103



PRELIMINARY

LTC488



Quad RS485 Line Receiver

FEATURES

- Low Power : Icc=8 mA typ.
- Designed for RS485 or RS422 applications.
- Single +5V supply.
- -7V to +12V bus common mode range permits ±7V ground difference between devices on the bus.
- 70 mV typical input hysteresis.
- Receiver maintains high impedance in Three-state or with the power off.
- 25 nS typical receiver propagation delay.
- Pin compatiable with the SN75173.

APPLICATIONS

- Low Power RS485/RS422 Receivers
- Level translator

DESCRIPTION

The LTC488 is a low power differential bus/line receiver designed for multipoint data transmission standard RS485 applications with extended common mode range (+12V to -7V). It also meets the requirements of RS422.


The CMOS design offers significant power savings over its bipolar counterpart without sacrificing ruggedness against overload or ESD damage.

The receiver features three-state outputs, with the receiver output maintaining high impedance over the entire common mode range.

The receiver has a fail safe feature which guarantees a high output state when the inputs are left open.

Both AC and DC specifications are guaranteed from 0°C to 70°C and 4.75V to 5.25V supply voltage range.


TYPICAL APPLICATION



ABSOLUTE MAXIMUM RATINGS

PACKAGE/ORDER INFORMATION

(Note1) admetae2	
Supply Voltage (Vcc)	12V
Control Input Currents	25mA to 25mA
Control Input Voltages	0.5V to Vcc+0.5V
Receiver Input Voltages	±14V
Receiver Output Voltages	0.5V to Vcc+0.5V



DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5V \pm 5\%$, $0 ^{\circ}C \le Temp. \le 70 ^{\circ}C$ (Note 2 &3)

SYMBOL	PARAMETER 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	CONDITIONS		MIN	TYP	MAX	UNITS
Vih	Input High Voltage	EN, ENB		2.0			V
VII	Input Low Voltage				enc	0.8	V
lin1 a di liu	Inout Current			10 P C L 2	R\PRIC	±2	μА
lin2 Input Current (A, B)	Input Current (A. B.)	Vcc=0V or	Vin = 12V			+1.0	mA
	in an anning the har	5.25V	Vin = -7V			-0.8	mA
Vth 9942	Differential Input Threshold Voltage for Receiver	-7V ≤ Vcm ≤ 12V		-0.2		+0.2	V
ΔVth	Receiver Input Hysteresis	Vcm = 0V			70		mV
Voh	Receiver Output High Voltage	Io=-4mA, Vid=+0.2V		3.5			V
Vol	Receiver Output Low Voltage	Io=+4mA, Vid=-0.2V				0.4	V
lozr	Three-State Output Current at Receiver	Vcc = Max. 0.4V ≤ Vo ≤2.4V		ioira:	Me	±1	μА
lcc	Supply Current	No Load; D=GND, or Vcc			8		mA
Rin	Receiver Input Resistance	-7 V ≤ Vcm ≤ +12 V		12			ΚΩ
losr	Receiver Short-Circuit Current	0 V ≤ Vo ≤ Vcc		7	on stan	85	mA

SWITCHING CHARACTERISTICS

 $Vcc = 5V \pm 5\%$, $0^{\circ}C \le Temp. \le 70^{\circ}C$ (Note 2 &3)

SYMBOL	PARAMETER	CONDITIONS	MIN TYP MAX	UNITS
t _{PLH}	Receiver Input to Output	C _L = 15pF	25	nS
t _{PHL}	Receiver Input to Output	(Figures 1&3)	25	nS nS
t _{SKD}	t _{PLH} - t _{PHL} Differential Receiver Skew	Receivert input.	13	
t _{ZL}	Receiver Enable to Output Low	C _L = 15pF (Figures 2&4) S1 closed	20	nS
t _{ZH}	Receiver Enable to Output High	C L = 15pF (Figures 2&4) S2 closed	20	nS
t _{LZ}	Receiver Disable from Low	Receiver Disable from Low C _L = 15pF (Figures 2&4) S1 closed 20		nS
t _{HZ}	Receiver Disable from High	C _L = 15pF (Figures 2&4) S2 closed	20	nS

Note 1: "Absolute Maximum Ratings" are those beyond which the safety of the device cannot be guaranteed.

Note 2: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified

Note 3: All typicals are given for Vcc = 5 V and Temp. = 25 °C.

FUNCTION TABLE AT MOTTOWN See JUNCTION TABLE NOTION TABLE

DIFFERENTIAL	ENABL	.ES	OUTPUT
A - B	EN	ENB	RO
Vid ≥ 0.2 V	H	X L	Н
-0.2 V < Vid < 0.2 V	H	X V	?
Vid ≤ 0.2 V	H	X	L L
X	L	Н	Z

H: High Level

L:Low Level

X: Irrelevant ?: Indeterminate

Z : High-Impedance (off)

PIN FUNCTIONS

STAND A		DECODIDATION					
PIN #	NAME	DESCRIPTION					
8n	B1	Receiver1 input.					
2	A1	Receiver1 input.					
			Maha wasali iku s			han if A . D bu	
3	R01	Receiver1 output. 200 mV, RO1 will					
a 4	EN	Receiver output e	nabled. See FUI	NCTION T	ABLE for	details.	
5	RO2	Receiver2 output.	Refer to RO1.				
6	A2	Receiver2 input.					
7	B2	Receiver2 input.					
8	GND	Ground Connection					
9	В3	Receiver3 input.					
10	A3	Receiver3 input.					
11	R03	Receiver3 output.	Refer to RO1.				
12	ENB	Receiver output d	isenabled. See I	FUNCTION	TABLE 1	for details.	
13	R04	Receiver4 ouput.	Refer to RO1.				
14	A4	Receiver4 input.					
15	B4	Receiver4 input.					
16	Vcc	Positive supply ; 4	1.75V ≤ Vcc ≤ 5.2	25V			

SWITCHING TIME WAVEFORMS




Figure 3. Receiver Propagation Delays




Figure 4. Receiver Enable and Disable Times

TEST CIRCUITS




Figure 1. Receiver Timing Test Circuit




Figure 2. Receiver Enable and Disable Timing Test Circuit

Note: The input pulse is supplied by a generator having the following characteristics: f=1MHZ , duty cycle=50%, tr≤10nS, tf≤10nS, Zout=50 Ω .



TYPICAL APPLICATION

A typical connection of the LTC488 is shown in Figure 1. Two twisted pair wires connect up to 32 driver/receiver pairs for half duplex data transmission. There are no restrictions on where the chips are connected to the wires, and it isn't necessary to have the chips connected at the ends . However, the wires must be terminated only at the ends with a resistor equal to their characteristic impedance, typically 120 Ω . The input impedance of a receiver is typically 20 $k\Omega$ to GND, or 0.6 unit RS-485 load, so in practice 50 to 60 transceivers can be connected to the same wires. The optional shields around the twisted pair help reduce unwanted noise, and are connected to GND at one end.

CABLES AND DATA RATE

The transmission line of choice for RS-485 applications is a twisted pair. There are coaxial cables (twinaxial) made for this purpose that contain straight pairs, but these are less flexible, more bulky, and more costly than twisted pairs. Many cable manufacturers offer a broad range of 120 Ω cables designed for RS-485 applications.

Losses in a transmission line are a complex combination of DC conductor loss, AC losses (skin effect), leakage, and AC losses in the dielectric. In good polyethylene cables such as the Belden 9841, the conductor losses and dielectric losses are of the same order of magnitude, leading to relatively low over all loss (Figure 2).




Figure 2. Attenuation - vs - Frequency For Belden 9481
When using low loss cables, Figure 3 can be used as a




Figure 1. Typical Connection

guideline for choosing the maximum line length for a given data rate. With lower quality PVC cables, the dielectric loss factor can be 1000 times worse. PVC twisted pairs have terrible losses at high data rates (> 100 kbs), and greatly reduce the maximum cable length. At low data rates however, they are acceptable and much more economical.




Figure 3. Cable Length - vs - Data Rate

CABLE TERMINATION

The proper termination of the cable is very important. If the cable is not terminated with it's characteristic impedance, distorted waveforms will result. In severe cases, distorted (false) data and nulls will occur. A quick look at the output of the driver will tell how well the cable is terminated. It is best to look at a driver connected to the end of the cable, since this eliminates the possibility of getting reflections from two directions. Simply look at the driver output while transmitting square wave data. If the cable is terminated properly, the waveform will look like a square wave (Figure 4).




Figure 4. Termination Effects

If the cable is loaded excessively (47 Ω), the signal initially sees the surge impedance of the cable and jumps to an initial amplitude. The signal travels down the cable and is reflected back out of phase because of the mistermination. When the reflected signal returns to the driver, the amplitude will be lowered. The width of the pedestal is equal to twice the electrical length of the cable (about 1.5 ns / foot) . If the cable is lightly loaded (470 Ω), the signal reflects in phase and increases the amplitude at the driver output. An input frequency of 30 kHz is adequate for tests out to 4000 ft. of cable.

AC CABLE TERMINATION

Cable termination resistors are necessary to prevent unwanted reflections, but they consume power. The typical differential output voltage of the driver is 2 V when the cable is terminated with two 120 Ω resistors, causing 33 mA of DC current to flow in the cable when no data is being sent. This DC current is about 60 times greater than the supply current of the LTC488. One way to eliminate the

unwanted current is by AC coupling the termination resistors as shown in Figure 5.




Figure 5. AC Coupled Termination

The coupling capacitor must allow high-frequency energy to flow to the termination, but block DC and low frequencies. The dividing line between high and low frequency depends on the length of the cable. The coupling capacitor must pass frequencies above the point where the line represents an electrical one-tenth wavelength. The value of the coupling capacitor should therefore be set at 16.3 pF per foot of cable length for $120~\Omega$ cables. With the coupling capacitors in place, power is consumed only on the signal edges, and not when the driver output is idling at a 1 or 0 state. A 100 nF capacitor is adequate for lines up to 4000 $^{\circ}$ in length. Be aware that the power savings start to decrease once the data rate surpasses $1/(120~\Omega$ x C).

RECEIVER OPEN-CIRCUIT FAIL-SAFE

Some data encoding schemes require that the output of the receiver maintains a known state (usually a logic 1) when the data is finished transmitting and all drivers on the line are forced into tri-state. The receiver of the LTC488 has a fail-safe feature which guarantees the output to be in a logic 1 state when the receiver inputs are left floating (open-circuit). However, when the cable is terminated with 120 Ω , the differential inputs to the receiver are shorted together, not left floating. Because the receiver has about 70 mV of hysteresis, the receiver output will maintain the last data bit received.

If the receiver output must be forced to a known state,

the circuits of Figure. 6 can be used.




Figure 6. Forcing '0' When All Drivers Are Off

The termination resistors are used to generate a DC bias which forces the receiver output to a known state, in this case a logic 0 .The first method consumes about 208 mW and the second about 8 mW. The lowest power solution is to use an AC termination with a pull-up resistor. Simply swap the receiver inputs for data protocols ending in logic 1

FAULT PROTECTION

All of LTC's RS-485 products are protected against ESD transients up to 2 kV using the human body model (100 pF,1.5 k Ω). However, some applications need more protection. The best protection method is to connect a bidirectional TransZorb from each line side pin to ground (Figure 7).





Figure 7. ESD Protection With TransZorbs

A TransZorb is a silicon transient voltage suppressor that has exceptional surge handling capabilities, fast response time, and low series resistance. They are available from General Semiconductor Industries and come in a variety of breakdown voltages and prices. Be sure to pick a breakdown voltage higher than the common mode voltage required for your application (typically 12 V). Also, don't forget to check how much the added parasitic capacitance will load down the bus.

TYPICAL APPLICATIONS

RS-232 Receiver







Quad RS485 Line Receiver September 1991

FEATURES I AND DESIGNATION OF THE PROPERTY OF

- Low Power : Icc=8 mA typ.
- Designed for RS485 or RS422 applications.
- Single +5V supply.
- -7V to +12V bus common mode range permits ±7V ground difference between devices on the bus.
- 70 mV typical input hysteresis.
- Receiver maintains high impedance in Three-state or with the power off.
- 25 nS typical receiver propagation delay.
- Pin compatiable with the SN75175.

APPLICATIONS

- Low Power RS485/RS422 Receivers
- Level translator

DESCRIPTION

The LTC489 is a low power differential bus/line receiver designed for multipoint data transmission standard RS485 applications with extended common mode range (+12V to -7V). It also meets the requirements of RS422.


The CMOS design offers significant power savings over its bipolar counterpart without sacrificing ruggedness against overload or ESD damage.

The receiver features three-state outputs, with the receiver output maintaining high impedance over the entire common mode range.

The receiver has a fail safe feature which guarantees a high output state when the inputs are left open.

Both AC and DC specifications are guaranteed from 0°C to 70°C and 4.75V to 5.25V supply voltage range.


TYPICAL APPLICATION



ABSOLUTE MAXIMUM RATINGS

PACKAGE/ORDER INFORMATION

(Note1)	
Supply Voltage (Vcc)	12V
Control Input Currents	25mA to 25mA
Control Input Voltages	
Receiver Input Voltages	±14\
Receiver Output Voltages	0.5V to Vcc+0.5V



DC ELECTRICAL CHARACTERISTICS

Vcc = 5V \pm 5% , 0 °C \leq Temp. \leq 70 °C (Note 2 &3)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Vih	Input High Voltage			2.0			V
Vil	Input Low Voltage	EN12, EN34		A STATE OF THE PARTY OF THE PAR	lay ItA .e	0.8	V
lin1	Inout Current					±2	μА
lin2	Input Current (A, B)	Vcc=0V or	Vin = 12V	70 Vec = 5	are given	+1.0	mA.
IIIIZ	input outlent (A, b)	5.25V	Vin = -7V	al g.		-0.8	mA
Vth	Differential Input Threshold Voltage for Receiver	-7V ≤ Vcm ≤	12V	-0.2		+0.2	٧
ΔVth	Receiver Input Hysteresis	Vcm = 0V	NAME OF STREET		70	Mark Park Lin	mV
Voh	Receiver Output High Voltage	lo=-4mA, Vid	=+0.2V	3.5	D. EL TE	LAURETT	V
Vol	Receiver Output Low Voltage	lo=+4mA, Vio	I=-0.2V	(87.92)	1023.0	0.4	V
lozr	Three-State Output Current at Receiver	Vcc = Max. 0.4V ≤ Vo ≤2	.4V	110 4110		±1	па дА
Icc	Supply Current	No Load; D=	GND, or Vcc	on SPMR	8	B-A	mA
Rin	Receiver Input Resistance	-7 V ≤ Vcm ≤	+12 V	12		1120	ΚΩ
losr	Receiver Short-Circuit Current	0 V ≤ Vo ≤ V	oc .	7		85	mA

Switching Characteristics

Vcc = 5V + 5% 0°C < Temp. < 70°C (Note 2 &3)

SYMBOL	PARAMETER	CONDITIONS	MIN TYP MAX	UNITS
t _{PLH}	Receiver Input to Output	C = 15pF	25 apallov Juga	nS
t _{PHL}	Receiver Input to Output	(Figures 1&3)	25	nS
t _{SKD}	t _{PLH} - t _{PHL} Differential Receiver Skew	1 SS 1 OND	13	nS
t _{zL}	Receiver Enable to Output Low	C L = 15pF (Figures 2&4) S1 closed	20	nS
t _{ZH}	Receiver Enable to Output High	C L = 15pF (Figures 2&4) S2 closed	20	nS
t _{LZ}	Receiver Disable from Low	C L = 15pF (Figures 2&4) S1 closed	20	nS
t _{HZ}	Receiver Disable from High	C _L = 15pF (Figures 2&4) S2 closed	20	nS

Note 1: "Absolute Maximum Ratings" are those beyond which the safety of the device cannot be guaranteed.

Note 2: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.

Note 3: All typicals are given for Vcc = 5 V and Temp. = 25 °C.

FUNCTION TABLE

DIFFERENTIAL	ENABLES	OUTPUT
A - B	EN12 or EN34	RO
Vid ≥ 0.2 V	H	Н
-0.2 V < Vid < 0.2 V	Н	?
$Vid \le 0.2 V$	Н	L
X	L	Z


H: High Level L: Low Level X: Irrelevant ?: Indeterminate

Z : High-Impedance (off)

PIN FUNCTIONS

PIN#	NAME	DESCRIPTION 10 - SALE STATE OF THE SALE OF
1	B1	Receiver1 input.
2	A1	Receiver1 input.
3	R01	Receiver1 output. If the receiver output is enabled, then if $A > B$ by 200 mV, RO1 will be high. If $A < B$ by 200 mV, then RO1 will be low.
4	EN12	Receiver 1, 2 output enabled. See FUNCTION TABLE for details.
5	R02	Receiver2 output. Refer to RO1.
6	A2	Receiver2 input.
7	B2	Receiver2 input.
8	GND	Ground Connection.
9	В3	Receiver3 input.
10	А3	Receiver3 input.
-11	R03	Receiver3 output. Refer to RO1.
12	EN34	Receiver 3, 4 output enabled. See FUNCTION TABLE for details.
13	R04	Receiver4 ouput. Refer to RO1.
14	A4	Receiver4 input.
15	B4	Receiver4 input.
16	Vcc	Positive supply ; 4.75V ≤ Vcc ≤ 5.25V

SWITCHING TIME WAVEFORMS



TEST CIRCUITS




Figure 1. Receiver Timing Test Circuit




Figure 2. Receiver Enable and Disable Timing Test Circuit

Note: The input pulse is supplied by a generator having the following characteristics: f=1MHZ , duty cycle=50%, tr≤10nS, tf≤10nS, Zout=50 Ω .



TYPICAL APPLICATION

A typical connection of the LTC489 is shown in Figure 1. Two twisted pair wires connect up to 32 driver/receiver pairs for half duplex data transmission. There are no restrictions on where the chips are connected to the wires, and it isn't necessary to have the chips connected at the ends . However, the wires must be terminated only at the ends with a resistor equal to their characteristic impedance, typically 120 Ω . The input impedance of a receiver is typically 20 $k\Omega$ to GND, or 0.6 unit RS-485 load, so in practice 50 to 60 transceivers can be connected to the same wires. The optional shields around the twisted pair help reduce unwanted noise, and are connected to GND at one end.

CABLES AND DATA RATE

The transmission line of choice for RS-485 applications is a twisted pair. There are coaxial cables (twinaxial) made for this purpose that contain straight pairs, but these are less flexible, more bulky, and more costly than twisted pairs. Many cable manufacturers offer a broad range of 120 Ω cables designed for RS-485 applications.

Losses in a transmission line are a complex combination of DC conductor loss, AC losses (skin effect), leakage, and AC losses in the dielectric. In good polyethylene cables such as the Belden 9841, the conductor losses and dielectric losses are of the same order of magnitude, leading to relatively low over all loss (Figure 2).




Figure 2. Attenuation - vs - Frequency For Belden 9481
When using low loss cables, Figure 3 can be used as a




Figure 1. Typical Connection



guideline for choosing the maximum line length for a given data rate. With lower quality PVC cables, the dielectric loss factor can be 1000 times worse. PVC twisted pairs have terrible losses at high data rates (> 100 kbs), and greatly reduce the maximum cable length. At low data rates however, they are acceptable and much more economical.




Figure 3. Cable Length - vs - Data Rate

CABLE TERMINATION

The proper termination of the cable is very important. If the cable is not terminated with it's characteristic impedance, distorted waveforms will result. In severe cases, distorted (false) data and nulls will occur. A quick look at the output of the driver will tell how well the cable is terminated. It is best to look at a driver connected to the end of the cable, since this eliminates the possibility of getting reflections from two directions. Simply look at the driver output while transmitting square wave data. If the cable is terminated properly, the waveform will look like a square wave (Figure 4).




Figure 4. Termination Effects

If the cable is loaded excessively (47 Ω), the signal initially sees the surge impedance of the cable and jumps to an initial amplitude. The signal travels down the cable and is reflected back out of phase because of the mistermination. When the reflected signal returns to the driver, the amplitude will be lowered. The width of the pedestal is equal to twice the electrical length of the cable (about 1.5 ns / foot) . If the cable is lightly loaded (470 Ω), the signal reflects in phase and increases the amplitude at the driver output. An input frequency of 30 kHz is adequate for tests out to 4000 ft. of cable.

AC CABLE TERMINATION

Cable termination resistors are necessary to prevent unwanted reflections, but they consume power. The typical differential output voltage of the driver is 2 V when the cable is terminated with two 120 Ω resistors, causing 33 mA of DC current to flow in the cable when no data is being sent. This DC current is about 60 times greater than the supply current of the LTC489. One way to eliminate the

unwanted current is by AC coupling the termination resistors as shown in Figure 5.




Figure 5. AC Coupled Termination

The coupling capacitor must allow high-frequency energy to flow to the termination, but block DC and low frequencies. The dividing line between high and low frequency depends on the length of the cable. The coupling capacitor must pass frequencies above the point where the line represents an electrical one-tenth wavelength. The value of the coupling capacitor should therefore be set at 16.3 pF per foot of cable length for $120~\Omega$ cables. With the coupling capacitors in place, power is consumed only on the signal edges, and not when the driver output is idling at a 1 or 0 state. A 100 nF capacitor is adequate for lines up to 4000 $^{\circ}$ in length. Be aware that the power savings start to decrease once the data rate surpasses $1/(120~\Omega$ x C).

RECEIVER OPEN-CIRCUIT FAIL-SAFE

Some data encoding schemes require that the output of the receiver maintains a known state (usually a logic 1) when the data is finished transmitting and all drivers on the line are forced into tri-state. The receiver of the LTC489 has a fail-safe feature which guarantees the output to be in a logic 1 state when the receiver inputs are left floating (open-circuit). However, when the cable is terminated with 120 Ω , the differential inputs to the receiver are shorted together, not left floating. Because the receiver has about 70 mV of hysteresis, the receiver output will maintain the last data bit received.

If the receiver output must be forced to a known state,

the circuits of Figure. 6 can be used.




Figure 6. Forcing '0' When All Drivers Are Off

The termination resistors are used to generate a DC bias which forces the receiver output to a known state, in this case a logic 0 .The first method consumes about 208 mW and the second about 8 mW. The lowest power solution is to use an AC termination with a pull-up resistor. Simply swap the receiver inputs for data protocols ending in logic 1.

FAULT PROTECTION and add reso & country to adjust in said

All of LTC's RS-485 products are protected against ESD transients up to 2 kV using the human body model (100 pF,1.5 k Ω). However, some applications need more protection. The best protection method is to connect a bidirectional TransZorb from each line side pin to ground (Figure 7).





Figure 7. ESD Protection With TransZorbs

A TransZorb is a silicon transient voltage suppressor that has exceptional surge handling capabilities, fast response time, and low series resistance. They are available from General Semiconductor Industries and come in a variety of breakdown voltages and prices. Be sure to pick a breakdown voltage higher than the common mode voltage required for your application (typically 12 V). Also, don't forget to check how much the added parasitic capacitance will load down the bus.

TYPICAL APPLICATIONS

RS-232 Receiver





PRELIMINARY LTC1063

DC Accurate, Clock Tunable, 5th Order Butterworth Lowpass Filter

May 1992

FEATURES

- Clock Tunable Cutoff Frequency
- 1mV DC Offset (Typical)
- 80 dB CMRR
- Internal or External Clock
- 50µV_{RMS} Clock Feedthrough
- 100:1 Clock to Cutoff Frequency Ratio
- 100µV_{RMS} Total Wideband Noise
- 0.01% THD at 2V_{RMS} Output Level
- 50kHz Maximum Cutoff Frequency
- Cascadable for Faster Rolloff
- Operates from ±2.375V to ±8V Power Supplies
- Self Clocking with 1 RC

APPLICATONS

- Audio
- Strain Gauge Amplifiers
- Anti-aliasing Filters
- Low Level Filtering
- Digital Voltmeters
- 60Hz Lowpass Filters
- Smoothing Filters
- Reconstruction Filters

DESCRIPTION

The LTC1063 is the first monolithic filter providing both clock tunability, low DC output offset and over 12 bit DC accuracy. The frequency response of the LTC1063 closely approximates a 5th order Butterworth polynomial. With appropriate PCB layout techniques the output DC offset is typically 1mV and is constant over a wide range of clock frequencies. With ±5V supplies and ±4V input voltage range, the CMR of the device is 80dB.


The filter cutoff frequency is controlled either by an internal or external clock. The clock to cutoff frequency ratio is 100:1. The on-board clock is power supply independent, and it is programmed via an external R,C. The 50µVRMS clock feedthrough is considerably reduced over existing monolithic filters.

The LTC1063 wideband noise is 100 µV_{RMS}, and the device can process large AC input signals with low distortion. With ±7.5V supplies, for instance, the filter handles up to 4V_{RMS} (92 dB S/N ratio) while the standard 1kHz THD is below 0.02%; 80 dB dynamic range (S/N + THD) is obtained with input levels between 1V_{RMS} and 2.3V_{RMS}.


The LTC1063 is available in 8 pin minidip and 16 pin SQL.


TYPICAL APPLICATIONS

2.5kHz 5th Order Lowpass Filter



SELFCLOCKING SCHEME
IF THE INPUT VOLTAGE CAN EXCEED V+, CONNECT A SIGNAL DIODE BETWEEN PIN 1 AND V+








ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage (V+ to V-)	16V
Power Dissipation	400mW
Storage Temperature Range	65°C to 150°C

TOP V	EW	ORDER PART NUMBER
V _{IN} 1 GND 2 V- 3 CLOCK OUT 4	8 V _{OS} ADJ. 7 V _{OUT} 6 V+ 5 CLK IN	LTC1063CN8 LTC1063CJ8
PLASTIC DIP N	DE TOTAL STEERSTEINS	

PACKAGE/ORDER INFORMATION

Burn-in Voltage	16V
Operating Temperature Range	40°C to 85°C
Voltage at Any Input [(V-) - 0.3V] -VIN	-[(V+) + 0.3V]



ELECTRICAL CHARACTERISTICS

V_S = ±5V, f_{CLK} = 500kHz, f_C = 5kHz, R_{LOAD} = 10k, T_A = 25°C, unless otherwise specified.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Clock to Cutoff Frequency Ratio (fcLK/fc)	±2.375V ≤ V _S ≤ ±7.5V			100±0.	5 Old	UA m
Max Clock Frequency (Note 1)	$V_S = \pm 7.5V$ $V_S = \pm 5.0V$ $V_S = \pm 2.5V$		mers	5 4 3	ain Gaud d-aliasin w Level	MHz MHz MHz
Minimum CLK Frequency (Note 2)	$\pm 2.5 \text{V} \le \text{V}_{\text{S}} \le \pm 7.5 \text{V}, \text{T}_{\text{A}} < 85^{\circ}$			30	tioV laffe	Hz
Input Frequency Fange	บ.บราง อบ ขอ เจา อง อบ.บ		0	ass Fibr	0.9	f _{CLK}
Filter Gain at $f_{IN} = 100$ $f_{IN} = 1.0 \text{kHz} = 0.2 f_{C}$ $f_{IN} = 2.5 \text{kHz} = 0.5 f_{C}$	$V_S = \pm 5V$, $f_{CLK} = 500$ kHz, $f_C = 5$ kHz	•	- 0.06 - 0.075 - 0.09 - 0.14	0 - 0.01 - 0.01 0.16 0.16	0.04 0.055 0.41 0.46	dB dB dB dB
$f_{IN} = 4.0kHz = 0.8f_{C}$ $f_{IN} = 5.0kHz = f_{C}$ $f_{IN} = 20kHz = 4f_{C}$	Fine Filter 01 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	•	- 0.5 - 0.6 - 3.5 - 3.6 - 57.5 - 57.0	- 0.2 - 0.2 - 3.0 - 3.0 - 60.0	0.1 0.2 - 2.5 - 2.4 - 62.0 - 62.5	dB dB dB dB dB
Filter Gain at $f_{IN} = 1.0 \text{kHz}$ $f_{IN} = 2.5 \text{kHz}$ $f_{IN} = 4.0 \text{kHz}$ $f_{IN} = 5.0 \text{kHz}$	$V_S = \pm 2.375$ V, $f_{CLK} = 500$ kHz, $f_C = 5$ kHz	• • •	- 0.066 - 0.081 - 0.24 - 0.29 - 0.6 - 0.7 - 3.5 - 3.6	0.004 0.004 0.16 0.16 - 0.2 - 0.2 - 3.0 - 3.0	0.074 0.089 0.56 0.61 0.2 0.3 - 2.5 - 2.4	dB dB dB dB dB dB
Filter Gain at f _{IN} = 250Hz	$V_S = \pm 5.0V$, $f_{CLK} = 25$ kHz, $f_C = 250$ Hz	•	- 3.5 - 3.6	- 3.0 - 3.0	- 2.5 - 2.4	dB dB

ELECTRICAL CHARACTERISTICS

 $V_S = \pm 5V$, $f_{CLK} = 500 \text{kHz}$, $f_C = 5 \text{kHz}$, $R_{LOAD} = 10 \text{k}$, $T_A = 25 ^{\circ}\text{C}$, unless otherwise specified.

PARAMETER	CONDITIONS	Som I I		MIN	TYP	MAX	UNITS
Clock Feedthrough	±2.375V ≤ V _S ≤±7.5V	N L ±			50		μV _{RMS}
Wideband Noise (Note 3)	±2.375V≤V _S ≤±7.5V,	1Hz <f<f<sub>CLK</f<f<sub>			95		μV _{RMS}
Wideband Noise+THD (Note 4)	$V_S = \pm 7.5 V$, $f_C = 20 kHz$,	f _{IN} =1kHz, 1V _{RMS} ≤V _{IN} ≤2.3V _{RMS}			- 80		dB
Filter Output+/- DC Swing	$V_S=\pm 2.375V$ $V_S=\pm 5.0V$ $V_S=\pm 7.5V$	4402 Alto	•	3.8/-4.3	1.7/-2.2 4.3/-4.8 6.8/-7.3		V V
Input Current 1.0			200	JAULAN .	10		nA
Dynamic Input Impedance		- Falletin - F			800		MΩ
Output DC Offset (Note 5)	$V_S = \pm 2.375V$ $V_S = \pm 5.0V$ $V_S = \pm 7.5V$	schill hughill	H 2	r fatholi	+ 2 0 - 4	+2±5 ±5	mV mV mV
Output DC Offset Drift	$V_S = \pm 2.375V$ $V_S = \pm 5.0V$ $V_S = \pm 7.5V$	25 3		2000	10 20 25		μV/°C μV/°C μV/°C
Self Clocking Frequency (f _{OSC})	R (pin 4 to 5) = 20k, 0 $V_S = \pm 2.375V$ $V_S = \pm 5.0V$ $V_S = \pm 7.5V$	(pin 5 to GND) = 470pf LTC1063CN,CS,CJ LTC1063MJ LTC1063MJ LTC1063MJ	• • • •	99.2 94.9 92.5 102.0 98.0 97.6 104.3	105.2 102.9 100.5 108.0 106.0 105.6 110.3	11.2 111.0 108.5 114.0 114.0 113.6 116.3	kHz kHz kHz kHz kHz kHz kHz
	00011.1	LTC1063CN,CS,CJ LTC1063MJ		101.3 100.4	109.3 108.4	116.3 116.3	kHz kHz
External CLK Pin Logic Thresholds	$V_S = \pm 2.375V$ $V_S = \pm 5.0V$ $V_S = \pm 7.5V$	Min logical "1" Max logical "0" Min logical "1" Max logical "0" Min logical "1" Max logical "0"		100.4	1.43 0.47 3 1 4.5 1.5	110.3	V V V V V
Power Supply Current	$V_S = \pm 2.375V$ $V_S = \pm 5.0V$ $V_S = \pm 7.5V$	LTC1063CN,CS,CJ LTC1063MJ LTC1063CN,CS,CJ LTC1063MJ	•••	EL e	2.7 5.5 7.0	4 5.5 6 8 11 12	mA mA mA mA mA mA
+ + -		LTC1063CN,CS,CJ LTC1063MJ	•	- a		14.5 16	mA mA

The lack denotes the specifications which apply over the full operating temperature range.

Note 1: The maximum clock frequency criterium is arbitrarily defined as: The frequency at which the filter AC response exhibits ≥ 1dB of gain peaking.


Note 2: At limited temperature ranges (i.e. $T_A \le 50^{\circ}$ C) the minimum clock frequency can be as low as 10Hz. The minimum clock frequency is arbitrarily defined to be: The clock frequency at which the output DC offset changes by more than 1 mV.


Note 3: The wideband noise specification does not include the clock feedthrough.


Note 4: To properly evaluate the filter's harmonic distortion an inverting output buffer is recommended, figure 1; output buffering is not necessarily needed when measuring output DC offset or wideband noise.


Note 5: The output DC offset is optimized for ±5V supply. The output DC offset shifts when the power supplies change; however this phenomenon is repeatable and predictable.

LTC 1063 TEST CIRCUIT LT1022 LTC1063 20pF 0.1uF CLOCK IN Figure 1. **Output Offset vs Clock** Self Clocking Frequency vs R 50 110k 45 100k A: T_A = 25°C LTC1063 40 90k B: TA = 85°C 35 80k 30 70k 25 C = 200pf 60k










APPLICATIONS


Single 5V Supply Operation $f_C = 3.4 \text{kHz}$ sk $v_{\text{IN}} \cdot \frac{1}{2}$ LTC1063 $\frac{7}{6}$ v_{OUT} $\frac{1}{5k}$ $\frac{1}{3k}$ $\frac{1}{200pF}$ $\frac{1}{4}$

FITHE INPUT VOLTAGE CAN EXCEED V+, CONNECT A SIGNAL DIODE BETWEEN PIN 1 AND V+

Cascading Two LTC1063s for Steeper Rolloff



Sharing Clock for Multichannel Applications



Linear Phase, Group Delay Equalized, 8th Order Low Pass Filters

September 1991

FEATURES

- Steeper rolloff than Bessel filters
- Low power (LTC1164-7, $fc \le 20kHz$)
- General purpose (LTC1064-7, fc ≤ 100kHz)
- High speed (LTC1264-7, $fc \le 250 \text{kHz}$)
- Phase and Group Delay response fully tested
- Transient response with 5% overshoot and no ringing
- No external components needed

APPLICATIONS

- Data communication filters
- Time delay networks
- Phase matched filters
- Antialiasing filters
- Smoothing filters for DAC outputs
- Battery operated instrumentation

DESCRIPTION

The LTC1064-7, LTC1164-7, LTC1264-7, are clock tunable monolithic 8th order lowpass filters with linear passband phase and flat group delay. Their amplitude

response approximates maximally flat passband and exhibits steeper rolloff than an equivalent 8th order Bessel filter. The cutoff frequency of the filters is tuned with an external TTL or CMOS clock.

The LTC1164-7 features low power, wide dynamic range and a maximum cutoff frequency of 20kHz. With 1V_{RMS} input and an appropriate PCB layout, 76dB (S/N ratio + THD) can be obtained.

The LTC1064-7 features similar dynamic range and a maximum cutoff frequency of 100kHz. The clock to cutoff frequency ratio for both the LTC1064-7 and LTC1164-7 is either 50:1 (pin 10 to V+) or 100:1 (pin 10 to V-).


The LTC1264-7 is optimized for speed. Depending on the operating conditions, cutoff frequencies between 200kHz and 250kHz can be obtained. The clock to cutoff frequency ratio of the LTC1264-7 is either 25:1 or 50:1.

All 3 filters are pin compatible with the LTC1064-X series.

See page 13-84 for more complete information on the LTC1264-7.


TYPICAL APPLICATION

200kHz Linear Phase Low pass Filter



NOTE: THE POWER SUPPLIES SHOULD BE BYPASSED BY A 0.1 µF CAPACITOR CLOSE TO THE PACKAGE AND ANY PRINTED CIRCUIT BOARD ASSEMBLY SHOULD MAINTAIN A DISTANCE OF AT LEAST 0.2 INCHES BETWEEN ANY OUTPUT OR INPUT PIN AND THE FCI K LINE.

Frequency Response







ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage (V+ to V-)16V	Burn-in V
Power Dissipation400mW	Operating
Storage Temperature Range65°C to 150°C	Voltage a

PACKAGE/ORDER INFORMATION





ELECTRICAL CHARACTERISTICS

 $V_S=\pm 7.5 Volts, P_{LOAD}=10k, T_A=25^{\circ}C, fclk=1 MHz(LTC1064-7), 400kHz(LTC1164-7), 2.5 MHz(LTC1264-7), TTL or CMOS Level and all Gain measurements are referenced to passband Gain unless otherwise specified.$

PARAMETER		CONDITIONS	MIN TYP MAX	UNITS
Passband Gain (0.1Hz - 0.25fcutoff)	LTC1064-7 LTC1164-7 LTC1264-7	ftest=5kHz (50:1) ftest=2kHz (50:1) ftest=25kHz (25:1)	-0.10 -0.10 -0.10	dB dB dB
Gain at 0.5 fcutoff	LTC1064-7	ftest=10kHz (50:1) ftest=5kHz (100:1)	-0.10 -0.10	dB dB
	LTC1164-7	ftest=4kHz (50:1)	-0.10	dB
	LTC1264-7	ftest=2kHz (100:1) ftest=50kHz(25:1) ftest=25kHz (50:1)	-0.10 -0.30 -0.15	dB dB dB
Gain at 0.75 fcutoff	LTC1064-7 LTC1164-7 LTC1264-7	ftest=15kHz (50:1) ftest=6kHz (50:1) ftest=75kHz (50:1)	-0.65 -0.65 -1.00	dB dB dB

ELECTRICAL CHARACTERISTICS

V_S=±7.5Volts, R_{LOAD}=10k, T_A=25°C, fclk=1MHz(LTC1064-7), 400kHz(LTC1164-7), 2.5MHz(LTC1264-7), TTL or CMOS Level and all Gain measurements are referenced to passband Gain unless otherwise specified.

PARAMETER		CONDITIONS	MIN	TYP MAX	UNITS
Gain at feutoff	LTC1064-7 LTC1164-7 LTC1264-7	ftest=20kHz (50:1) ftest=10kHz (100:1) ftest=8kHz (50:1) ftest=4kHz (100:1) ftest=100kHz(25:1) ftest=50kHz (50:1)	eagratu taagratu	-3.00 -3.00 -3.00 -3.00 -3.00 -3.00	dB dB dB dB dB
Gain at 2.0 fcutoff	LTC1164-7	ftest=40kHz (50:1) ftest=20kHz (100:1) ftest=16kHz (50:1) ftest=8kHz (100:1) ftest=200kHz(25:1) ftest=100kHz(50:1)	L-MIRSTU	-34 -34 -34 -34 -28 -30	dB dB dB dB dB
Gain with fclk=20kHz	LTC1064-7 LTC1164-7 LTC1264-7	ftest=200Hz (100:1) ftest=200Hz (100:1) ftest=200Hz (50:1)	[-25tpU	-3.00 -3.00 -0.30	dB dB dB
Gain with V _S =±2.375V, fclk=400kHz	LTC1164-7	ftest=4kHz (50:1) ftest=8kHz (50:1) ftest=4kHz (50:1) ftest=8kHz (50:1) ftest=8kHz (25:1) ftest=16kHz (25:1)	LTC1104-7 LTC1104-7 LTC124-7 LTC124-7	-0.10 -3.00 -0.10 -3.00 0.15 -2.70	dB dB dB dB dB
Gain with fclk=4MHz	LTC1264-7	ftest=160kHz(25:1) Vin=1V _{RMS}	1,101 PH-7	-1.00	dB
Phase Factor (Φ) (Note 1)	LTC1064-7 LTC1164-7	Phase = $180^{\circ} - \Phi(f/fc)$ ($0.1Hz \le f \le f$ cutoff) 50:1 100:1 50:1 100:1 25:1 50:1	CROSSE-J CROSSE-J CROSSE-J	432 418 432 418 407 390	deg deg deg deg deg
Phase Deviation from Linear Phase (Note 1)		50:1 100:1 50:1 100:1 25:1 50:1	ocial searig v	±0.7 ±1.0 ±0.7 ±1.0 ±0.7 ±0.5	% % % %
Group Delay (TD) (Note 2)		$TD = (1/360) (\Phi/fc)$	Luci en es Luci en A. L Alli e II to ass	1 - 2 stuff, je - 1 filitë. Gest liteau shqes respi	Schille grikste
	LTC1064-7 LTC1164-7 LTC1264-7	fc=20kHz (50:1) fc=10kHz (100:1) fc=8kHz (50:1) fc=4kHz (100:1) fc=100kHz (25:1) fc=50kHz (50:1)	o); / s to suppessed in on from the c cyaency. Re oby of / a 0.2	60 116 150 290.3 11.3 21.6	hs hs hs hs
Group Delay Deviation (Note 2)	LTC1064-7 LTC1164-7	50:1 100:1 50:1 100:1	SISSOT E VSR-10 SERVER - 10 Y	±0.7 ±1.0 ±0.7 ±1.0	% % %
	LTC1264-7	25:1 50:1	noticing multi	±0.7 ±0.5	%

ELECTRICAL CHARACTERISTICS

V_S=±7.5Volts, P_{LOAD}=10k, T_A=25°C, fclk=1MHz(LTC1064-7), 400kHz(LTC1164-7), 2.5MHz(LTC1264-7), TTL or CMOS Level and all Gain measurements are referenced to passband Gain unless otherwise specified.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Input Frequency Range LTC1064-7 / LTC1164-7 LTC1264-7	50:1 100:1 25:1 50:1	V-96	0 0 0 0		<fclk <fclk 2<br=""><fclk <fclk 2<="" th=""><th>MHz MHz MHz MHz</th></fclk></fclk </fclk></fclk 	MHz MHz MHz MHz
Maximum fclk LTC1064-7 / LTC1264-7 LTC1164-7	V _S =≥7.0V V _S =±5.0V V _S =±2.5V V _S =≥7.0V V _S =±5.0V	5-44 5-44 5-44	STOTA OTÓTA STIOTA	5 4 2 1.5 1.0	field	MHz MHz MHz MHz MHz
Clock Feedthrough ($f \ge f c l k$) LTC1064-7 / LTC1164-7 LTC1264-7	V _S =±2.5V V _S =±7.5V, Input at GND 50:1 25:1 50:1	(-50 (-50)	01013 01013	200 200 700		MHz μV _{RMS} μV _{RMS} μV _{RMS}
Wideband Noise (1Hz ≤ f ≤ fclk) LTC1064-7 / LTC1164-7 LTC1264-7	V _S =±7.5V, Input at GND 50:1 25:1	V-34	61013 61013	110 190		μV _{RMS} μV _{RMS}
Input Impedance LTC1064-7 / LTC1164-7 LTC1264-7	(1850=1111z (50:1) (1951=111z (50:1)			50 56		kΩ kΩ
Output DC Voltage Swing LTC1064-7	Vs=±5.0V Vs=±7.5V		STOLY	±3.4 ±5.6		Volts Volts
80 LTC1164-7	Vs=±5.0V Vs=±7.5V	1-92		±4.0 ±6.1		Volts Volts
LTC1264-7	Vs=±5.0V Vs=±7.5V			±2.4 ±4.0	(Ф)	Volts Volts
Power Supply Current LTC1064-7 / LTC1264-7 LTC1164-7	V _S =±2.375V V _S =±5.0V V _S =±7.5V V _S =±2.375V V _S =±5.0V	7-34 7-47		11 14 17 3 5		mA mA mA mA
104	V _S =±7.5V	S-Al	CLOLT	7	- mortuo	mA
Power Supply Range			4.75		16	V

Note 1: Input frequencies, f, are linearly phase shifted through the filter as long as $f \le fc$; fc = cutoff frequency.


Figure 1 curve (A) shows the typical phase response of an LTC1264-7 operating at fclk = 2.5MHz, fc = 100kHz. An endpoint straight line, curve (B), depicts the ideal linear phase response of the filter. It is described by:

phase shift = 180° - Φ (f/fc); $f \le fc$ (1)

 Φ is arbitrarily called the "phase factor" expressed in degrees. The phase factor together with the specified deviation from the ideal straight line allows the calculation of the phase at a given frequency . Note, the maximum phase non linearity, figure 1, occurs at the vicinity of f=0.25~fc, and =0.75~fc. Example: The phase shift at 70kHz of the LTC1264-7 shown in figure 1 is: phase shift = 180° - 407° (70kHz / 100kHz) \pm non linearity

Note 2: Group Delay and Group Delay Deviation are calculated from the measured Phase Factor and Phase Deviation specifications.

PHASE RESPONSE IN THE PASSBAND LTC1264-7, FCLK=2.5MHz, RATIO=25:1





1 A High Voltage High Efficiency Switching Voltage Regulator

January 1992

FEATURES

- Wide Input Voltage Range 3V 75V
- High Switch Voltage 100V
- Low Quiescent Current 4.5mA
- Internal 1A Switch
- Shutdown Mode Draws Only 130µA Supply Current
- Isolated Flyback-Regulated Mode for Fully Floating Outputs
- Can Be Externally Synchronized
- Frequency Shifts in Current Limit
- Available in MiniDip, TO-220 and TO-3 Packages
- Same Pinout as LT1072

APPLICATIONS

- Telecom 5V Supply @ 0.8A from -48V (-10V -70V)
- 90V Supply @ 120mA from 15V
- All Applications using LT1072 (See Below for Specification Differences)

LT1082 and LT1072 Major Specification Differences

VIN	LT1082C 3V - 75V	LT1072H 3V - 60V
V _{SWITCH}	100V	75V
Switch Current Limit	1A	1.25A
Quiescent Current	4.5mA	6mA
Operating Frequency	60kHz	40kHz
Flyback Reference Voltage	16.2+0.6(35kΩ/R _{FB})	
lma 0003 60M	(See Figure 2.)	
	,	

DESCRIPTION

The LT1082 is a monolithic high power, high voltage switching regulator. It can be operated in all standard switching configurations including buck, boost, flyback, forward and inverting. A high current, high efficiency switch is included on the die along with all oscillator, control and protection circuitry.

The LT1082 operates with supply voltages from 3V to 75V, switch voltage up to 100V and draws only 4.5mA quiescent current. It can deliver load power up to 20 watts with no external power devices. By utilizing current-mode switching techniques, it provides excellent AC and DC load and line regulation.


An externally activated shutdown mode reduces total supply current to $130\mu A$ typical for standby operation. Totally isolated and regulated outputs can be generated by using the optional "isolated flyback regulation mode" built into the LT1082, without the need for optocouplers or extra transformer windings.

The LT1082 has a unique feature to provide high voltage short circuit protection. When the FB pin is pulled down to 0.6V and the current out of the pin reaches approximately 350µA, the switching frequency will shift down from 60kHz to 14kHz. (See Figure 1.)


The LT1082 is nearly identical to the lower voltage LT1072. For the major differences in specifications, see the table on the left.

TYPICAL APPLICATION

Telecom 5V Power Supply




Short-Circuit Frequency Shiftdown



ABSOLUTE MAXIMUM RATINGS

Supply Voltage	75V
Switch Output Voltage	.100V
Feedback Pin Voltage (Transient, 1ms)	.±15V
Operating Junction Temperature Range	
LT1082M55°C to	150°C
LT1082I40°C to	125°C
LT1082C0°C to	100°C
Storage Temperature Range65°C to	150°C
Lead Temperature (Soldering, 10 sec.)	300°C
the state of the s	

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS

Unless otherwise specified, V_{IN} = 15V, V_{C} = 0.5V, V_{FB} = V_{REF} , output pin is open.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{REF}	Reference Voltage	Measured at Feedback Pin V _C = 0.8V		1.224 1.214	1.244 1.244	1.264 1.274	V
l _B	Feedback Input Current	$V_{FB} = V_{REF}$		SHIRLS SECTION OF THE PARTY	350	750 1100	nA nA
gm	Error Amplifier Transconductance	$\Delta I_C = \pm 25 \mu A$		3000 2400	4400	6000 7000	μmho μmho
	Error Amplifier Source or Sink Current	V _C = 1.5V		150 120	200	350 400	μ Α μ Α
	Error Amplifier Clamp Voltage	Hi Clamp, V _{FB} = 1V Lo Clamp, V _{FB} = 1.5V	Alatas a	1.8 0.17	0.22	2.3 0.30	V
	Reference Voltage Line Regulation	$3V \le V_{IN} \le V_{MAX}, V_C = 0.8V$		Hypits		0.03	%/V
A _V	Error Amplifier Voltage Gain	$0.9V \le V_C \le 1.4V$		400	700		V/V
	Minimum Input Voltage	200 L 34	•		2.6	3.0	V
Iq	Supply Current	$3V \le V_{IN} \le V_{MAX}, V_C = 0.6V$			4.5	6.5	mA
	Control Pin Threshold	Duty Cycle = 0		0.8	0.9	1.08 1.25	V
	Normal/Flyback Threshold on Feedback Pin			0.53	0.6	0.72	V
f	Switching Frequency			50 45	60	70 75	kHz kHz
	Switching Frequency	800μA≥I _{FB} ≥450μA	- 49 00	- 1	14		kHz
BV	Output Switch Breakdown Voltage	$3V \le V_{IN} \le V_{MAX}, I_{SW} = 1 \text{ mA}$	•	100	115		V

ELECTRICAL CHARACTERISTICS

Unless otherwise specified, $V_{IN} = 15V$, $V_{C} = 0.5V$, $V_{FB} = V_{REF}$, output pin is open.


SYMBOL	PARAMETER	CONDITIONS			MIN	TYP	MAX	UNITS
	Control Voltage to Switch Current Transconductance					1.5		AV
V _{FB}	Flyback Reference Voltage	I _{FB} = 60μA	VE,S BIR	•	17.5 16.5	19	20.5 21.5	V
	Change in Flyback Reference Voltage	60μA ≤ I _{FB} ≤ 200μA			3.5	4.6	6.0	V
	Flyback Reference Voltage Line Regulation	$I_{FB} = 60\mu A$, $3V \le V_{IN} \le V_{MAX}$				0.01	0.03	%/V
FILEW.	Flyback Amplifier Transconductance (gm)	$\Delta I_C = \pm 10 \mu A$	SHAID	0	150	300	500	μmho
	Flyback Amplifier Source and Sink Current	V _C = 0.6V Source I _{FB} = 60μA Sink				32 50	70 90	μA μA
V _{SAT}	Output Switch "ON" Resistance (Note 1)	$I_{SW} = 1A (LT1082C), I_{SW} = 0.8A (LT)$	1082M)	•		0.8	1.2	Ω
1 _{LIM}	Switch Current Limit (LT1082C)	Duty Cycle ≤ 50% Tj <	≥ 25°C < 25°C ote 2)		1 1.1 0.8		2.4 2.6 2.4	A A A
	Switch Current Limit (LT1082I)	Duty Cycle ≤ 50% Tj <	≥ 25°C < 25°C ote 2)		0.9 1.1 0.7		2.4 2.8 2.6	A A A
	Switch Current Limit (LT1082M)	Duty Cycle ≤ 50% Ti <	≥ 25°C < 25°C ote 2)	•	0.8 1.1 0.65		2.4 3.0 2.8	A A A
$\frac{\Delta I_{IN}}{\Delta I_{SW}}$	Supply Current Increase During Switch On-Time	vaco			Vigi	30	40	mA/A
DC(max)	Maximum Switch Duty Cycle	SHOTAN		1	85	92	97	%
	Flyback Sense Delay Time	ana j				1.5	ME TO	μS
	Shutdown Mode Supply Current	$3V \le V_{IN} \le V_{MAX}, V_C = 0.05V$				130	270	μА
	Shutdown Mode Threshold Voltage	$3V \le V_{IN} \le V_{MAX}$		•	100 50	150	250 300	mV mV


The denotes specifications which apply over the operating temperature


 $\begin{tabular}{ll} \textbf{Note 2:} For duty cycles (DC) from 50\% and 80\%, minimum guaranteed switch current decreases linearly. \end{tabular}$


Note 1: Measured with V_C in hi clamp, $V_{FB} = 0.8V$.

TYPICAL PERFORMANCE CHARACTERISTICS










TYPICAL APPLICATIONS

Totally Isolated Converter

Boost Converter





PRELIMINARY LTC1096/LTC1098

Micropower, Sampling 8-bit Serial I/O A/D Converters

September 1991

FEATURES

- 80µA Supply Current
- 3µA Supply Current in Shutdown
- 8 Pin SOIC Plastic Package
- Single Supply 3V to 9V Operation
- Sample and Hold
- 16uS Conversion Time
- 33KHz Sampling Rate
- ±1/2LSB Total Unadjusted Error Over Temp
- Direct 3 Wire Interface to Most MPU Serial Ports and All MPU Parallel I/O Ports
- Analog Inputs Common-Mode to Supply Rails

APPLICATIONS

- Battery Operated Systems
- Remote Data Acquisition
- Battery Monitoring
- Battery Gas Gauges
- Temperature Measurement
- Isolated Data Acquisition

DESCRIPTION

The LTC1096/8 are micropower, 8-bit A/D converters which draw only 80μ A of supply current when converting. They automatically power down to 3μ A of supply current whenever they are not performing conversions. They are packaged in 8 pin SO packages and operate on 3V to 9V supplies. These 8-bit, switched capacitor, successive approximation ADCs include sample and holds. The 1096 has a single differential analog input. The 1098 offers a software selectable 2 channel mux.


On-chip serial ports allow efficient data transfer to a wide range of microprocessors and microcontrollers over 3 wires. This, coupled with micropower consumption, makes remote location possible and facilitates transmitting data through isolation barriers.

These circuits can be used in ratiometric applications or with an external reference. The high impedance analog inputs and the ability to operate with reduced spans (below 1V full scale) allow direct connection to sensors and transducers in many applications, eliminating the need for gain stages.


All grades are specified with offset and linearity errors of ± 0.5 LSB maximum over temperature. The A grade devices are specified with total unadjusted error of ± 0.5 LSB maximum over temperature.

TYPICAL APPLICATION

10µW, SO-8 Package, 8-Bit ADC Samples at 200Hz and Runs off a 3V Battery



Supply Current vs Clock Rate for Active and Shutdown Modes






ABSOLUTE MAXIMUM RATINGS (Notes 1 and 2)

Supply Voltage (V _{CC}) (Transient 10ms)12\
Supply Voltage (V _{CC})10\
Voltage
Analog Reference0.3V to V _{CC} +0.3V
Digital Inputs0.3V to 10\
Digital Output0.3V to V _{CC} +0.3V
Power Dissipation500mW
Operating Temperature Range
LTC1096/8AC, LTC1096/8C 0°C to 70°C
Storage Temperature Range65°C to 150°C
Lead Temperature (Soldering, 10 sec) 300°C

Note 1: Absolute maximum ratings are those values beyond which the life of a device may be impaired.

Note 2: All voltage values are with respect to GND.

PACKAGE/ORDER INFORMATION



RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER MANAGEMENT OF PARAME	CONDITIONS	MIN	MAX	UNITS
V _{CC}	Supply Voltage Page 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		3	10	V
f _{CLK}	Clock Frequency	V _{CC} = 5V	0.025	0.5	MHz
t _{CYC}	Total Cycle Time	LTC1096, f _{CLK} = 500KHz LTC1098, f _{CLK} = 500KHz	29 29		µs µs
t _{hDI}	Hold Time, D _{IN} After CLK†	V _{CC} = 5V	150		ns
t _{suCS}	Setup Time CS↓ Before First CLK↑ (See Figures 1 and 2)	V _{CC} = 5V, LTC1096	1		μs
		V _{CC} = 5V, LTC1098	1		μs
twakeup	Wakeup Time CS↓ Before First CLK↓ After First CLK↑ (See Fig. 1)	V _{CC} = 5V, LTC1096	10	THE VE	μѕ
	Wakeup Time CS↓ Before MSBF Bit CLK↓ (See Fig. 2)	V _{CC} = 5V, LTC1098	10	100	μs
t _{suDI}	Setup Time, D _{IN} Stable Before CLK†	V _{CC} = 5V	400		ns
twhclk	CLK High Time	V _{CC} = 5V	0.8	HALL SIN	μѕ
twlclk	CLK Low Time	V _{CC} = 5V	1		μs
twhcs	CS High Time Between Data Transfer Cycles	V _{CC} = 5V	100		μѕ
twlcs	CS Low Time During Data Transfer	LTC1096, f _{CLK} = 500KHz LTC1098, f _{CLK} = 500KHz	28 28	To - means	μs μs

CONVERTER AND MULTIPLEXER CHARACTERISTICS (Note 3)

PARAMETER	CONDITIONS		LTC1096/8A MIN TYP MAX	LTC1096/8 MIN TYP MAX	UNITS
Offset Error		•	±0.5	±0.5	LSB
Linearity Error	(Note 4)	•	±0.5	±0.5	LSB
Full Scale Error	Managas Baneton	•	±0.5	±1	LSB
Total Unadjusted Error	V _{REF} = 5.000V (Note 5)	•	±0.5	±1	LSB
Analog and REF Input Range			-0.05V to V _C	C+0.05V	V
On Channel Leakage Current (Note 6)		•	±1	±1	μА
Off Channel Leakage Current (Note 6)	n m m m m	•	m m m n±1m m	±1	μА

ELECTRICAL CHARACTERISTICS (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{IH}	High Level Input Voltage	V _{CC} = 5.25V	•	2.0			V
V _{IL}	Low Level Input Voltage	V _{CC} = 4.75V	•			0.8	V
I _{IH}	High Level Input Current	V _{IN} = V _{CC}	•			2.5	μА
I _{IL}	Low Level Input Current	V _{IN} = 0V				-2.5	μА
V _{OH}	High Level Output Voltage	$V_{CC} = 4.75V$, $I_0 = 10\mu A$ $I_0 = 360\mu A$	•	4.5 2.4	4.74 4.72		V
V _{OL}	Low Level Output Voltage	V _{CC} = 4.75V, I _O = 1.6mA	•			0.4	V
I _{OZ}	Hi-Z Output Leakage	CSHigh	•	1111	101	±3	μА
I _{SOURCE}	Output Source Current	V _{OUT} = 0V		N. A.	-25		mA
I _{SINK}	Output Sink Current	V _{OUT} = V _{CC}		801	45	7 8	mA
Icc	Supply Current	$\overline{\text{CS}}$ = High $t_{\text{CYC}} \ge 200 \mu \text{s}$, $f_{\text{CLK}} \le 50 \text{KHz}$ $t_{\text{CYC}} = 29 \mu \text{s}$, $f_{\text{CLK}} = 500 \text{KHz}$		AGENA.	0.001 40 120	3 80 180	Ац Ац Ац
I _{REF}	Reference Current	$\overline{\text{CS}}$ = High $t_{\text{CYC}} \ge 200 \mu \text{s}, \ f_{\text{CLK}} \le 50 \text{KHz}$ $t_{\text{CYC}} = 29 \mu \text{s}, \ f_{\text{CLK}} = 500 \text{KHz}$		200	0.001 3.5 35	2.5 7.5 50	Ац Ац Ац
t _{SMPL}	Analog Input Sample Time	See Figures 1 and 2			1.5		CLK Cycles
t _{CONV}	Conversion Time	See Figures 1 and 2			8	194	CLK Cycles
t _{dDO}	Delay Time, CLK↓ to D _{OUT} Data Valid	C _{LOAD} = 100pF	•		50	150	ns
t _{dis}	Delay Time, CS↑ to D _{OUT} Hi-Z		•		170	450	ns
t _{en}	Delay Time, CLK↓ to D _{OUT} Enabled	C _{LOAD} = 100pF	•		60	150	ns
t _{hDO}	Time Output Data Remains Valid After CLK↓	C _{LOAD} = 100pF			30		ns
t _f	D _{OUT} Fall Time	C _{LOAD} = 100pF	•	333 4	70	250	ns
t _r	D _{OUT} Rise Time	C _{LOAD} = 100pF	•	1800	25	100	ns
C _{IN}	Input Capacitance	Analog Inputs On Channel Off Channel Digital Input	VE	Bell BE	30 5 5	331	pF pF pF

Note 3: $V_{CC} = 5V$, $V_{REF} = 5V$ and CLK = 0.5MHz unless otherwise specified. The denotes specifications which apply over the operating temperature range.


Note 4: Linearity error is specified between the actual end points of the A/D transfer curve.

Note 5: Total unadjusted error includes offset, full scale, linearity, multiplexer and hold step errors.

Note 6: Channel leakage current is measured after the channel selection.

APPLICATIONS INFORMATION

Figure 1. LTC1096 Operating Sequence



LT1108

Micropower DC-DC Converter Adjustable and Fixed 5V, 12V

FEATURES

- Operates at Supply Voltages From 2.0V to 30V
- Consumes Only 110µA Supply Current
- Works in Step-Up or Step-Down Mode
- Only Three External Components Required
- Low Battery Detector Comparator On-Chip
- User-Adjustable Current Limit
- Internal 1A Power Switch
- Fixed or Adjustable Output Voltage Versions
- Space Saving 8-Pin MiniDIP or SO8 Package

APPLICATIONS

- Palm Top Computers
- 3V to 5V, 5V to 12V Converters
- 9V to 5V, 12V to 5V Converters
- LCD Bias Generators
- Peripherals and Add-On Cards
- Battery Backup Supplies
- Cellular Telephones
- Portable Instruments

DESCRIPTION


The LT1108 is a versatile micropower DC-DC converter. The device requires only three external components to deliver a fixed output of 5V or 12V. Supply voltage ranges from 2.0V to 12V in step-up mode and to 30V in step-down mode. The LT1108 functions equally well in step-up, stepdown or inverting applications.

The LT1108 is pin-for-pin compatible with the LT1173, but has a duty cycle of 70%, resulting in increased output current in many applications. The LT1108 can deliver 150mA at 5V from a 2AA cell input and 5V at 300mA from 9V in stepdown mode. Quiescent current is just 110µA. making the LT1108 ideal for power-conscious battery operated systems.

Switch current limit can be programmed with a single resistor. An auxiliary gain block can be configured as a low battery detector, linear post regulator, under voltage lockout circuit or error amplifier.

TYPICAL APPLICATIONS

Palmtop Computer Logic Supply




COILTRONICS CTX100-4 SUMIDA CD105-101K

ABSOLUTE MAXIMUM RATINGS

Supply Voltage (VIN)	36V
SW1 Pin Voltage (V _{SW1})	50V
SW2 Pin Voltage (V _{SW2})	
Feedback Pin Voltage (LT1108)	5V
Sense Pin Voltage (LT1108, -5, -12) .	36V
Maximum Power Dissipation	500mW
Maximum Switch Current	1.5A
Operating Temperature Range	0°C to 70°C
Storage Temperature Range	
Lead Temperature, (Soldering, 10 sed	

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{IN} = 3V$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS			MIN	TYP	MAX	UNITS
Iq	Quiescent Current	Switch Off		•		110	150	μА
IQ	Quiescent Current, Boost	No Load LT1108-5				135	SHIVE COLUMN	μА
	Mode Configuration		LT1108-12			250	TOTAL COLO.	μА
V _{IN}	Input Voltage	Step-Up Mode		•	2.0		12.6	V
		Step-Down Me	ode	•	erolare in a tim	contract du se	30	V
	Comparator Trip Point Voltage	LT1108 (Note	1)	•	1.20	1.245	1.30	V V
V _{OUT}	Output Sense Voltage	LT1108-5 (No	te 2)	•	4.75	5.00	5.25	V
		LT1108-12 (Note 2)		•	11.4	12.0	12.6	V
	Comparator Hysteresis	LT1108				5	10	mV
	Output Hysteresis	LT1108-5		•		20	40	mV
		LT1108-12		•		50	100	mV
fosc	Oscillator Frequency					19		kHz
	Duty Cycle	Full Load	loss Ves			70		%
toN	Switch ON Time	I _{LIM} tied to V _{IN}				37		μs
	Feedback Pin Bias Current	LT1108, V _{FB} =	OV	•	12000	10	50	nA
	Set Pin Bias Current	V _{SET} = V _{REF}	Auro care	•		20	100	nA
V _{OL}	Gain Block Output Low	I _{SINK} = 100μA	, V _{SET} = 1.00V	•		0.15	0.4	V
	Reference Line Regulation	2.0V ≤ V _{IN} ≤ 5	V	•	dente-	0.2	0.4	%/V
		5V ≤ V _{IN} ≤ 30V		•		0.02	0.075	%/V
V _{SAT}	SW _{SAT} Voltage, Step-Up Mode	V _{IN} = 3.0V, I _{SV}	y = 650mA	•		0.5	0.65	V
		V _{IN} = 5.0V, I _{SW} = 1A				0.8	1.0	V

ELECTRICAL CHARACTERISTICS T_A = 25°C, V_{IN} = 3V, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	021	MIN	TYP	MAX	UNITS
V _{SAT}	SW _{SAT} Voltage, Step-Down Mode	V _{IN} = 12V, I _{SW} = 650mA			1.1	1.5	V
						1.7	V
Av	Gain Block Gain	$R_L = 100k\Omega$ (Note 3)	•	400	1000		V/V
	Current Limit	220Ω from I _{LIM} to V _{IN}			400		mA
	Current Limit Temperature Coeff.	ele a	•		-0.3	HH &	%/°C
	Switch OFF Leakage Current	Measured at SW1 Pin			1	10	μА
V _{SW2}	Maximum Excursion Below GND	I _{SW1} ≤ 10μA, Switch Off			-400	-350	mV


The • denotes the specifications which apply over the full operating temperature range.


Note 1: This specification guarantees that both the high and low trip points of the comparator fall within the 1.20V to 1.30V range.


Note 2: The output voltage waveform will exhibit a sawtooth shape due to the comparator hysteresis. The output voltage on the fixed output versions will always be within the specified range.


Note 3: $100k\Omega$ resistor connected between a 5V source and the AO pin.


TYPICAL PERFORMANCE CHARACTERISTICS
















TYPICAL PERFORMANCE CHARACTERISTICS





PIN FUNCTIONS

 I_{LIM} (Pin 1): Connect this pin to V_{IN} for normal use. Where lower current limit is desired, connect a resistor between I_{LIM} and V_{IN} . A 220 Ω resistor will limit the switch current to approximately 400mA.

VIN (Pin 2): Input supply voltage.

SW1 (Pin 3): Collector of power transistor. For step-up mode connect to inductor/diode. For step-down mode connect to V_{IN} .

SW2 (Pin 4): Emitter of power transistor. For step-up mode connect to ground. For step-down mode connect to inductor/diode. This pin must never be allowed to go more than a Schottky diode drop below ground.


GND (Pin 5): Ground.

AO (Pin 6): Auxiliary Gain Block (GB) output. Open collector, can sink $100\mu A$.

SET (Pin 7): GB input. GB is an op amp with positive input connected to SET pin and negative input connected to 1.245V reference.

FB/SENSE (Pin 8): On the LT1108 (adjustable) this pin goes to the comparator input. On the LT1108-5 and LT1108-12, this pin goes to the internal application resistor that sets output voltage.

BLOCK DIAGRAMS





PRELIMINARY LT1109A

Micropower Low Cost DC-to-DC Converter Adjustable and Fixed 5V,12V

February 1992

FEATURES

- Uses Off-the-Shelf Inductors
- Low Cost
- 8-Pin DIP or SO package
- Fixed 5V or 12V Output
- 120kHz Oscillator
- Only Four External Components Required
- 320µA Standby Current
- Logic-Controlled Shutdown

APPLICATIONS

- Flash Memory Vpp Generators
- 3V to 5V Converters
- 5V to 12V Converters
- Disk Drives
- PC Plug-In Cards
- Peripherals
- Battery-Powered Equipment


DESCRIPTION

The LT1109A is a simple step-up DC-to-DC converter. The 8-pin DIP or SOIC devices require only four external components to construct a complete DC-to-DC converter. Current drain is just $320\mu A$ at no load, making the device ideal for cost-sensitive applications where standby current must be kept to a minimum.

The LT1109A-12 can deliver 12 volts at up to 140mA from a 5 volt supply, enough power to program four Flash Memory chips simultaneously. The LT1109A-5 can deliver 5 volts at up to 150mA from a 2 volt input. The devices feature a SHUTDOWN pin that turns off the oscillator when taken low. The gated-oscillator design requires no frequency compensation components. High frequency 120kHz operation permits the use of small surface mount inductors and capacitors.

TYPICAL APPLICATION

All Surface Mount Flash Memory Vpp Generator




† SUMIDA CD54-270K • MATSUO 267M1602226 OR EQUIVALENT • MATSUO 267M1602476 OR EQUIVALENT 15 V_{IN} = 5V V_{IN} = 5V 12 0 20 40 60 80 100 120 140 160 180 OUTPUT CURRENT (mA)

Output Current

ABSOLUTE MAXIMUM RATINGS

(Voltages Referred to GND Pin)	
Supply Voltage (V _{IN})	0.4V to 20V
SW Pin Voltage	0.4V to 50V
Feedback Pin Voltage (LT1109A)	5.5V
SHUTDOWN Pin Voltage	
Maximum Power Dissipation	
Operating Temperature Range	0°C to 70°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 se	c.) 300°C
Switch Current	

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS

T_A = 25°C, V_{IN} = 3V unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
Io	Quiescent Current	Switch Off	•		320	450	μА
V _{IN}	Input Voltage		•	2		9	V
	Comparator Trip Point Voltage	LT1109A		1.20	1.25	1.30	V
V _{out}	Output Sense Voltage	LT1109A-5; 3V ≤ V _{IN} ≤ 5V	•	4.75	5.00	5.25	V
		LT1109A-12; 3V ≤ V _{IN} ≤12V	•	11.52	12.00	12.55	V
	Comparator Hysteresis	LT1109A	•	in the male un	8	12.5	mV
	Output Voltage Ripple	LT1109A-5			25	50	mV
	No. of	LT1109A-12	•	et a strong	60	120	mV
fosc	Oscillator Frequency			44	120		kHz
ton	Switch On Time	Vegr			5.6		μs
DC	Duty Cycle	Full Load	-	BENES	67		%
V _{CESAT}	Switch Saturation Voltage	Isw = 1A LT1109A-12: V _{IN} = 5V	•		0.7 0.8	† 3	V
	Switch Leakage Current			0440 014	1	10	μА
V _{IH}	SHUTDOWN Pin High		•	2.0	1		V
V _{IL}	SHUTDOWN Pin Low			The state of	Ser Transcription	0.8	V
I _{IH}	SHUTDOWN Pin Input Current	V _{SHUTDOWN} ≥2.0V				10	μА
1,	SHUTDOWN Pin Input Current	0V ≤ V _{SHUTDOWN} ≤ 0.8V	•	PER ER CONTRACTOR	เมารถของ D	20	μА

The odenotes the specifications which apply over the full operating temperature range.



PRELIMINARY LT1112/LT1114

Dual/QuadLowPower Precision, PicoampInputOpAmps

FERTURES

■ S0-8 package-standard pin-out 50µV Max Offset Voltage-prime grade Offset Voltage-low cost grade(incl. SO-8) 75μV Max 0.2µV/°C Offset Voltage Drift 280pA Max ■ Input Bias Current 0.5µVp-p, 2.2pAp-p 0.1Hz to 10Hz Noise Supply Current per amplifier 400µA Max 120dB Min CMRR 1 Million Min Voltage Gain Guaranteed Specs with ±1.0V Supplies

APPLICATIONS

■ Picoampere/Microvolt Instrumentation

Guaranteed Matching Specifications

- Two and Three Op Amp Instrumentation Amplifiers
- Thermocouple and Bridge Amplifiers
- Low Frequency Active Filters
- Photo Current Amplifiers
- Battery Powered Systems

DESCRIPTION


The LT1112 dual and LT1114 quad op amps achieve a new standard in combining low cost and outstanding precision specifications.

The performance of the selected prime grades matches or exceeds competitive devices. In the design of the LT1112/LT1114, however, particular emphasis has been placed on optimizing performance in the low cost plastic and SO packages. For example, the $75\mu V$ maximum offset voltage in these low cost packages is the lowest on any dual or quad, non-chopper op amp.

The LT1112 and LT1114 also provide a full set of matching specifications, facilitating their use in such matching dependent applications as two and three op amp instrumentation amplifiers.

Another set of specifications are furnished at $\pm 1V$ supplies. This, combined with the low $290\mu A$ supply current per amplifier, allow the LT1112/LT1114 to be powered by two nearly discharged AA cells.

Protected by U.S. patents 4,575,685; 4,775,884 and 4,837,496.





ABSOLUTE MAXIMUM RATINGS

Supply Voltage	±20V
Differential Input Current	
Input Voltage	±20V
Output Short Circuit Duration	Indefinite
Lead Temperature (Soldering, 10 sec)	
Storage Temperature Range	65°C to 150°C

Operating Temperature Range	
LT1112AM/LT1112M	
LT1114AM/LT1114M	-55°C to 125°C
LT1112AC/LT1112C/LT1112S8	
LT1114AC/LT1114C	40°C to 85°C

PACKAGE/ORDER INFORMATION





ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$, $V_{CM} = 0V$, $T_A = 25^{\circ}C$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	LT1112AM/AC LT1114AM/AC MIN TYP MAX	LT1112M/C/S8 LT1114M/C MIN TYP MAX	UNITS
Vos	Input Offset Voltage	V _S =±1.0V	20 50 40 95	25 75 45 130	μV μV
ΔV _{OS} ΔTime	Long Term Input Offset Voltage Stability		0.3	0.3	μV/Mo
I _{OS}	Input Offset Current		40 150	40 150	pA
IB	Input Bias Current		± 80 ± 280	±80 ±280	pA
en	Input Noise Voltage	0.1Hzto10Hz	0.5	0.5	μVр-р
	Input Noise Voltage Density	f ₀ =10Hz f ₀ =1000Hz	16 14	16 14	nV/√Hz nV/√Hz
in	Input Noise Current	0.1Hzto 10Hz	2.2	2.2	рАр-р
	Input Noise Current Density	f ₀ =10Hz f ₀ =1000Hz	0.030 0.008	0.030 0.008	pAV/Hz pAV/Hz
R _{IN}	Input Resistance Differential Mode Common-Mode	UT DE DE HE DE-	30 80 30 80 10 ¹² 10 ¹²		MΩ Ω
V _{CM}	Input Voltage Range		± 13.5 ± 14.3	± 13.5 ± 14.3	V

ELECTRICAL CHARACTERISTICS

 $V_S = \pm 15V$, $V_{CM} = 0V$, $T_A = 25$ °C, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	LT1112AM/AC LT1114AM/AC			LT1112M/C/S8 LT1114M/C			
			MIN	TYP	MAX	MIN	TYP	MAX	UNITS
CMRR	Common-Mode Rejection Ratio	$V_{CM} = \pm 13.5V$	120	136		115	136	100000000000000000000000000000000000000	dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 1.0 V \text{ to } \pm 20 V$	116	126		114	126	V Jugger	Wan dB
Avol	Large Signal Voltage Gain	$V_0 = \pm 12V, R_L = 10k\Omega$ $V_0 = \pm 10V, R_L = 2k\Omega$	1000 450	3000 2000		800 600	2500 1800	2 - 4 - 4 - 5 - 5 - 5 - 5 - 5 - 5 - 5 - 5	V/mV V/mV
V _{OUT}	Output Voltage Swing	$R_L = 10k\Omega$ $R_L = 2k\Omega$	± 13.0 ± 11.5	± 13.8 ± 13.0	enen D. e	± 13.0 ± 11.5	± 13.8 ± 13.0	nered Du	AT VE V
SR	Slew Rate	hinds of passesprin 21	0.12	0.18	rule rule	0.12	0.18	Mout our	V/µs
GBW	Gain-Bandwidth Product	f ₀ = 10kHz	450	650	mershin	450	650	http://www.ini	kHz
Is	Supply Current Per Amplifier	V _S = ±1.0V		320 290	400 370	D Jugiti	320 290	450 420	μΑ μΑ
ΔV _{OS}	Offset Voltage Match	Other features of the		30	75	ACCOUNT.	35	120	μV
Δl _{B+}	Non-Inverting Bias Current Match			± 80	± 450	20000	± 80	± 450	pA
∆CMRR	Common-Mode Rejection Match	coly 0,33 µF on the out	115	132		110	130	115-5 1-1	dB
ΔPSRR	Power Supply Rejection Match	Delween Tyl and 10	112	125		110	125	CRTIC	dB





PRELIMINARY LT1121-5

Micropower Low Dropout Regulator

April 1992

FEATURES

- 0.4V Dropout Voltage
- 150mA Output Current
- 30µA Quiescent Current
- 5V Trimmed Output Voltage
- Controlled Quiescent Current in Dropout
- Shutdown Available in 8-Pin Pkg.
- 16µA Quiescent Current in Shutdown
- Stable With 0.33µF Output Capacitor
- Reverse Battery Protection
- No Reverse Output Current

APPLICATIONS

- Low Current Regulator
- Regulator for Battery Powered Systems
- Post Regulator for Switching Supplys


DESCRIPTION

The LT1121-5 is a Micropower Low Dropout Regulator with shutdown. The device is capable of supplying over 150 milliamps of output current with a dropout voltage of 0.4V at maximum output. For use in battery powered systems the low quiescent current, 30 microamps operating and 16 microamps in shutdown, makes it an ideal choice. Also the quiescent current does not rise in dropout as it does with many other low dropout PNP regulators.


Other features of the LT1121-5 include the ability to operate with very small output capacitors. It is stable with only $0.33\,\mu\text{F}$ on the output while most older devices require between $1\mu\text{F}$ and $100\mu\text{F}$ for stability. Small ceramic capacitors can be used, enhancing manufacturability. Also the input may be connected to ground or a reverse voltage without reverse current flow from output to input. This makes the LT1121-5 ideal for back-up power situations where the output is held high and the input is at ground or reversed. Only $16\mu\text{A}$ will flow from the output pin to ground.

TYPICAL APPLICATION

5V BATTERY POWERED SUPPLY WITH SHUTDOWN



Dropout Voltage





ABSOLUTE MAXIMUM RATINGS

Input Voltage	±20V
Shutdown Input Voltage*	+5.5V, -0.6V
Output Short Circuit Duration	Indefinite
Operating Junction Temperature Range	Landen
LT1121M	55°C to 125°C
LT1121C	
Storage Temperature Range	
Lead Temperature (Soldering, 10 sec.)	300°C
* LOW IMPEDANCE SOURCE	

PACKAGE/ORDER INFORMATION

TOP VIEW	ORDER PART NUMBER
OUTPUT TO TO THE STATE OF THE S	LT1121MJ8-5 LT1121CJ8-5 LT1121CN8-5 LT1121CS8-5 S8 PART MARKING 12105
BOTTOM VIEW IN GND OUT Z PACKAGE TO-92 PLASTIC	LT1121CZ-5

ELECTRICAL CHARACTERISTICS

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Regulated Output Voltage	V _{IN} = 5.5V, Tj= 25°C		4.925	5.000	5.075	V
ive coment under short directl conditions.	6V< V _{IN} < 20V, 1mA< I _{OUT} < 100mA	•	4.850		5.100	V
	6V< V _{IN} < 20V, 1mA< I _{OUT} < 150mA	•	4.800		5.100	V
Line Regulation	ΔV _{IN} = 5.5V to 20V, I _{OUT} = 1mA	•		1	10	mV
Load Regulation	Δl _{load} = 1mA to 150mA, Tj = 25C			- 0.005	- 0.007	%/mA
	Δl _{load} = 1mA to 150mA	•		- 0.008	- 0.012	%/mA
Dropout Voltage	I _{load} = 50mA	•		0.30	0.50	V
	I _{load} =100mA	•	rran	0.37	0.60	V
	I _{load} =150mA	•		0.42	0.70	V
Ground Pin Current	I _{load} =0mA, V _{IN} = 5V	•	and Ve	30	45	μΑ
	I _{load} =1mA, V _{IN} = 5V	•		90	130	μΑ
	I _{load} = 50mA, V _{IN} = 5V	•	-9	2.0	2.5	mA
	I _{load} = 100mA, V _{IN} = 5V	•		5.0	8.0	mA
	I _{load} = 150mA, V _{IN} = 5V	•	F 3	10.0	15.0	m A
Input Pin Reverse Leakage Current	V _{IN} = -20V, V _{OUT} = 0V	•			1.0	mA
Reverse Output Current	V _{IN} = 0V, V _{OUT} = 5V			16	25	μА
Shutdown Threshold	V _{OUT} = off to on	•		1.2	3.0	uuoan V
	V _{OUT} = on to off	•	0.2	0.75	PLANT OF ENTRE	V
Shutdown Pin Current	V _{SHDN} = 0V	•		6	10	μА
Quiescent Current in Shutdown	V _{IN} = 6V, V _{SHDN} = 0V	•		16	25	μА
Ripple Rejection	V _{IN} = 6V, I _{load} = 0.1A, V _{RIPPLE} = 0.5Vp-p	•	50	58		dB
Current Limit	V _{IN} - V _{OUT} = 7V			220	500	mA

The ● denotes specifications which apply over the operating temperature range.



LT1123-2.85

Low Dropout Regulator Driver for SCSI-2 Active Termination

July 1991

FEATURES

- Extremely Low Dropout
- Low Cost
- Fixed 2.85V Output, Trimmed to ±1%
- 600µA Quiescent Current
- 3-Pin TO-92 Package
- 8-Pin SOIC Package
- 1mV Line Regulation
- 2mV Load Regulation
- Thermal Limit

DESCRIPTION


The LT1123-2.85 is a 3-pin bipolar device designed to be used in conjunction with a discrete PNP power device to form an inexpensive low dropout regulator. The LT1123-2.85 consists of a trimmed bandgap reference, error amplifier, and a driver circuit capable of sinking up to 70mA of base current from the external PNP pass device. The LT1123-2.85 is designed to be used in SCSI-2 Active Terminator circuits. It is designed to provide a fixed output voltage of 2.85V, at output currents of up to 1A.


The drive pin of the device can pull down to 2V at 70mA (1.4V at 10mA). This allows a resistor to be used to limit the base drive available to the PNP. This resistor also minimizes the power dissipation in the LT1123-2.85. The drive current of the device is folded back as the feedback pin approaches ground to further limit the available drive current under short circuit conditions.

Total quiescent current for the device is only $600\mu A$. The device is available in a low cost TO-92 package, and an 8-pin SOIC package.

TYPICAL APPLICATION

2.85V Low Dropout Regulator






ABSOLUTE MAXIMUM RATINGS

Drive Pin Voltage (VDRIVE to Ground)	15V
Feedback Pin Voltage (VFB to Ground)	15V
Operating Temperature Range	0°C to 100°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 sec.)	
nity gain stable version of the LT ; 028 op	


PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Output Voltage	I _{DRIVE} = 10mA	2.82	2.85	2.88	Is 10 ffoit V
	$10\text{mA} \le I_{\text{DRIVE}} \le 50\text{mA}$ $3V \le V_{\text{DRIVE}} \le 10V$ $0^{\circ}\text{C} \le T_{\text{J}} \le 100^{\circ}\text{C}$	2.79	2.85	2.91	V Infrared De Acceleronn 2500 Brid
Feedback Pin Bias Current	V _{FB} = 2.85V		300	500	μΑ
Drive Current	V _{FB} = 2.95V		0.45	1.0	mA
	V _{FB} = 2.70V	50	70		mA
	V _{FB} = 0V	25	40	100	mA
Drive Pin Saturation Voltage	I _{DRIVE} = 10mA		1.4		V
	I _{DRIVE} = 50mA		1.7	per la l	V
Line Regulation ΔV_{OUT}	3V < V _{DRIVE} < 10V		0.3	±10	mV
Load Regulation	ΔI _{DRIVE} = 10 to 50mA	W-17 067	-2	-20	mV
Temperature Coeffcient ΔV_{OUT}		To Marie	0.2	UNITED THE	mV/°C

SIMPLIFIED BLOCK DIAGRAM







PRELIMINARY LT1128

Unity Gain Stable
Ultra-Low Noise Precision
LT1028 Type Op Amp
April 1992

DESCRIPTION

The LT1128 is a unity gain stable version of the LT1028 op amp with a typical slew rate of $6V/\mu s$ and a typical gain bandwidth product of 20MHz (measured at 200 kHz). None of the DC specifications of the LT1028 were sacrificed to make the LT1128. 1kHz noise is 0.85nV/VHz and 1.0nV/VHz at 10Hz noise. This ultra low noise is combined with true precision parameters, $(0.1\mu V)^{\circ}C$ drift, $10\mu V$ offset voltage. 30 million voltage gain).

The LT1128's voltage noise is less than the noise of a 50Ω resistor. Therefore, even in very low source impedance transducer or audio amplifier applications, the LT1128's contribution to total system noise will be negligible.

The LT1128 is available in the S08 package for high density boards.

FEATURES

■ Available in 8-pin SO Package

■ Gain-Bandwidth Product 20MHz Typ ■ Slew Rate 6V/µs Typ 4.5V/µs Min

■ Voltage and Current Noise 100% Tested

Voltage Noise
1.1nV/√Hz Max at 1kHz
0.85nV/√Hz Typ at 1kHz


1.0nV/√Hz Typ at 10Hz 35nVp-p Typ, 0.1Hz to 10Hz


■ Offset Voltage 40µV Max

■ Voltage Gain 7 Million Min
■ Drift with Temperature 0.8µV/°C Max

APPLICATIONS

- Low Noise Frequency Synthesizers
- High Quality Audio
- Infrared Detectors
- Accelerometer and Gyro Amplifiers
- 350Ω Bridge Signal Conditioning
- Magnetic Search Coil Amplifiers
- Hydrophone Amplifiers





500mA Low Iq Low Dropout Regulator

April 1992

FEATURES

- 0.4V Dropout Voltage
- 500mA Output Current (700mA peak)
- 50µA Quiescent Current
- 2.85V, 3.3V, and 5V Trimmed Output Voltages
- Controlled Quiescent Current in Dropout
- Shutdown Pin
- 30µA Quiescent Current in Shutdown
- Stable With 3.3µF Output Capacitor
- Reverse Battery Protection
- No Reverse Output Current

APPLICATIONS


- Low Current Regulator
- Regulator for Battery Powered Systems
- Post Regulator for Switching Supplys


DESCRIPTION

The LT1129 is a Micropower Low Dropout Regulator with shutdown. The device is capable of supplying over 500 milliamps of output current with a dropout voltage of 0.4V at maximum output. For use in battery powered systems the low quiescent current, 50 microamps operating and 30 microamps in shutdown, makes it an ideal choice. Also the quiescent current does not rise in dropout as it does with many other low dropout PNP regulators.

Other features of the LT1129 include the ability to operate with small output capacitors. It is stable with only $3.3\mu F$ on the output while most older devices require between $10\mu F$ and $100\mu F$ for stability. Also the input may be connected to ground or a reverse voltage without reverse current flow from output to input. This makes the LT1129 ideal for back-up power situations where the output is held high and the input is at ground or reversed. Only $16\mu A$ will flow from the output pin to ground. The device is available in 5-lead TO-220 and surface mount DD packages.

TYPICAL APPLICATION









PRELIMINARY LT1137A

Advanced Low Power 5V RS232 Transceiver with Small Capacitors

June, 1992

FEATURES

- ESD Protection over ±10kV
- Uses Small Capacitors (0.1μF, 0.2μF)
- 1µA Supply Current in SHUTDOWN
- Pin Compatible with LT1137
- Operates to 120kbaud
- CMOS Comparable Low Power-60mW
- Operates from a Single 5V Supply
- Easy PC layout-Flow Through Architecture
- Rugged Bipolar Design
- Outputs assume a High Impedance State When Off or Powered Down
- Improved Protection-RS232 I/O Lines Can be Forced to ±30V Without Damage
- Output Overvoltage Does Not Force Current Back Into Supplies
- Absolutely No Latchup
- Available in SO Package

APPLICATIONS

- Notebook Computers
- Palmtop Computers


DESCRIPTION

The LT1137A is a 3 driver, 5 receiver RS232 transceiver, pin compatible with the LT1137 - offering performance improvements and two SHUTDOWN modes. The LT1137A's charge pump is designed for extended compliance, and can deliver over 40mA of load current. Supply current is typically 12mA - competitive with similar CMOS devices. An advanced driver output stage operates up to 120kbaud while driving heavy capacitive loads.

The LT1137A is fully compliant with all EIA-RS232 specifications. Special bipolar construction techniques protect the drivers and receivers beyond the fault conditions stipulated for RS232. Driver outputs and receiver inputs can be shorted to $\pm 30V$ without damaging the device or the power supply generator. In addition, the RS232 I/O pins are resilient to multiple $\pm 10kV$ ESD strikes.

The transceiver has two shutdown modes. One mode disables the drivers and the charge pump, the other shuts down all circuitry. While shut down, the drivers and receivers assume high impedance output states.


Typical Application



ABSOLUTE MAXIMUM RATINGS

(Note 1)	
Supply Voltage (Vcc)	6V
V±	+13.2V
V- 0.8 0.8 1.0	13.2V
Input Voltage	
Driver	V+ to V-
Input Voltage Driver Receiver	+30V to -30V
Output Voltage	
Driver	55°C to 125°C
Receiver	0°C to 70°C
Short Circuit Duration	
	30s
V+	\$4.30 B 5.08 1.10 JAC 105 F1 1 JAC 10.57
V Driver Output	Indefinite
Receiver Output	Indefinite
Operating Temperature Range	(wo i = very) blog
LT1137AM	
LT1137AM	
LT1137AC	
Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 10 sec.)	
Lead Temperature (Soldering, 10 Sec.)	300 0

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS (Note 2)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Power Supply Generator						
V+ Output				8.6		V
V- Output				- 7.8		V
Supply Current (V _{CC})	(Note 3)			12	17	mA
Supply Current when OFF (V _{CC})	SHUTDOWN -55°C \leq T _A \leq 125°C (Note 4) SHUTDOWN 0°C \leq T _A \leq 70°C DRIVER DISABLE	•		0.001 0.001 4	0.10 0.010	mA mA mA
Supply Rise Time SHUTDOWN to Turn On	C1,C2,C+,C-=1.0uF C+,C-=0.1µF,C1,C2=0.2µF	(ave)	richapply	2 0.2	ilioaga seip	ms ms
ON/OFF Pin Thresholds	Input Low Level (Device SHUTDOWN) Input High Level (Device Enabled)	•	2.0	1.4	0.8	V
ON/OFF Pin Current	0V ≤ V _{ON/OFF} ≤ 5V	•	- 15	on murni on mi od r	80	μА
Driver Disable Pin Thresholds	Input Low Level (Drivers Enabled) Input High Level (Drivers Disabled)	•	2.0	1.4	0.8	V
DRIVER DISABLE Pin Current	OV ≤ V _{DRIVER DISABLE} ≤ 5V	•	- 10	stuccii sev	500	μА



ELECTRICAL CHARACTERISTICS (Note 2)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Any Driver	Y VS 81s		1547			±V
Output Voltage Swing	Load = 3k to GND Positive Negative	•	5.0 - 5.0	7.3 - 6.5	minimization of the state of th	V
Logic Input Voltage Level	Input Low Level (V _{OUT} =High) Input High Level (V _{OUT} =Low)	•	2.0	1.4	0.8	V
Logic Input Current	0.8V ≤ V _{IN} ≤ 2.0V			5	20	μА
Output Short Circuit Current	V _{OUT} = 0V			± 17	a finally	mA
Output Leakage Current	SHUTDOWN V _{OUT} = ±30V (Note 4)	•		10	100	μА
Slew Rate	R _L =3k, C _L =51pF R _L =3k, C _L =2500pF		4	15 15	30	V/μs V/μs
Propagation Delay	Output Transition t _{HL} High to Low (Note 5) Output Transition t _{LH} Low to High		*********	0.6	1.3 1.3	μS μS
Any Receiver	aimeanni				Regiu	d lavitu
Input Voltage Thresholds	Input Low Threshold (V _{OUT} = High) Input High Threshold (V _{OUT} = Low)		0.8	1.3 1.7	2.4	V
Hysteresis	0°651 di 0°66-,	•	0.1	0.4	1.0	V
Input Resistance	0 68 at 0 01		3	5	7	kΩ
Output Voltage	Output Low, $i_{OUT} = -1.6mA$ Output High, $i_{OUT} = 160\mu A$ ($V_{CC} = 5V$)	•	3.5	0.2	0.4	V
Ouput Leakage Current	SHUTDOWN (Note) 0 ≤ V _{OUT} ≤V _{CC}		ing, it	1010	10	μА
Output Short Circuit Current	Sinking Current, V _{OUT} = V _{CC} Sourcing Current, V _{OUT} = 0V		- 10 10	- 20 20		mA mA
Propagation Delay	Output Transition t _{HL} High to Low (Note 6) Output Transition t _{LH} Low to High			250 350	600 600	nS nS

The lack denotes specifications which apply over the operating temperature range. (0 °C \leq T $_A \leq$ 70° C f or commercial grade, -40° C \leq T $_A \leq$ 85° C for industrial grade, and -55° C \leq T $_A \leq$ 125° C for military grade.)

Note 1: Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.

Note 2: Testing done at $V_{CC} = 5V$ and $V_{ON/OFF} = 3V$.

Note 3: Supply current is measured with driver and receiver outputs unloaded and the driver inputs tied high.

Note 4: Supply current measurements in SHUTDOWN are performed with V_{ON/OFF} = 0.1V. Supply current measurements using DRIVER DISABLE are performed with V_{DRIVER DISABLE} = 3V.

Note 5:For driver delay measurements, $R_L=3k$ and $C_L=51\,pF$, Trigger points are set between the driver's input logic threshold and the output transition to the zero crossing. ($t_{HL}=1.4V$ to 0V and $t_{LH}=1.4V$ to 0V) Note 6:For receiver delay measurements, $C_L=51\,pF$. Trigger points are set between the receiver's input logic threshold and the output transition to standard TTL/CMOS logic threshold. ($t_{HL}=1.3V$ to 2.4V and $t_{LH}=1.7V$ to 0.8V)

PIN FUNCTIONS

 V_{CC} : +5V Input supply pin. Supply current drops to zero in the SHUTDOWN mode. This pin should be decoupled with a $0.1 \mu F$ ceramic capacitor.

GND: Ground Pin.

On/Off: Controls the operation mode of the device and is TTL/CMOS compatible. A logic low puts the device in the SHUTDOWN mode which reduces input supply current to zero and places the all of the drivers and receivers in high impedance state. A logic high fully enables the transceiver.

DRIVER DISABLE: This pin provides an alternate control for the charge pump and RS232 drivers. A logic high on this pin shuts down the charge pump and places all drivers in a high impedance state. Supply current drops to 4mA (typ) with Driver Disable active. All receivers remain active under these conditions. Floating the driver disable pin or driving it to a logic low level fully enables the transceiver.

V+: Positive supply output (RS232 drivers). V+ ~ $2V_{CC}$ - 1.5V. This pin requires an external capacitor C ≥0.1 μ Ffor charge storage. The capacitor may be tied to ground or +5V. The V+ output is short circuit proof for 30 seconds. With multiple transceivers, the V+ and V- pins may be paralleled into common capacitors. For large numbers of transceviers, increasing the size of the shared common storage capacitors is recommended to reduce ripple.

V-: Negative supply output (RS232 drivers). V- \sim -(2V_{CC}2.5V). This pin requires an external capacitor C \geq 0.1 μ Ffor charge storage. V- is short circuit proof for 30 seconds.

C1+;C1-;C2+;C2-: Commutating capacitor inputs. These pins require two external capacitors $C \geq 0.2 \mu F$. One from C1+ to C1-, and another from C2+ to C2-. To maintain charge pump efficiency, the capacitor's effective series resistance should be less than 2 Ohms. For $C \geq 1 \mu F$, low ESR tantalum capacitors work well in this application, although small value ceramic capacitors may be used with a minimal reduction in charge pump compliance. In applications where larger postive voltages are available, such as +12V, C1 may be omitted and the positive voltage may be connected directly to the C1+ pin. In this mode of operation, the V+ pin should be decoupled with a $0.1 \mu F$ ceramic capacitor.


DRIVER IN: RS232 driver input pins. Inputs are TTL/CMOS compatible. Inputs should not be allowed to float. Tie unused inputs to V_{CC} .

DRIVER OUT: Driver outputs at RS232 voltage levels. Outputs are in a high impedance state when in SHUTDOWN mode, $V_{CC} = 0V$, or when the driver disable pin is active. Outputs are fully short circuit protected from $V_- + 30V$ to $V_+ - 30V$ with power on, off, SHUTDOWN, or in disabled mode. Typical breakdowns are $\pm 45V$. Applying higher voltages will not damage the device if the overdrive is moderately current limited. Although the outputs are protected, short circuits on one output can load the power supply generator and may disrupt the signal levels of the other outputs. The driver outputs are protected against ESD to $\pm 10kV$ for human body model discharges.

RX IN: Receiver inputs. These pins accept RS232 level signals ($\pm 30V$) into a protected 5kOhm terminating resistor. The receiver inputs are protected against ESD to $\pm 10kV$ for human body model discharges. Each receiver provides 0.4V of hysteresis for noise immunity.

RX OUT: Receiver outputs with TTL/CMOS voltage levels. Outputs are in a high impedance stage when in SHUTDOWN mode to allow data line sharing. Outputs are fully short circuit protected to ground or V_{CC} with the power on, off, or in SHUTDOWN mode.

ESD Test Circuit



Dual ±15V Chopper Stabilized
 Op Amp with Internal Capacitors

September 1991

FEATURES

- High Voltage Operation ±18V Max
- No External Components Required
- Maximum Offset Voltage 5µV
- Maximum Offset Voltage Drift 0.05µV/°C
- Low Noise 1.5µVp-p (0.1Hz to 10Hz)
- Minimum Voltage Gain 140dB
- Minimum CMRR 120dB
- Minimum PSRR 120dB
- Low Supply Current 0.8mA/Amplifier
- Single Supply Operation 4.75V to 36V
- Input Common Mode Range Includes Ground
- Typical Overload Recovery Time 20ms

APPLICATIONS

- Strain Gauge Amplifiers
- Instrumentation Amplifiers
- Electronic Scales
- Medical Instrumentation
- Thermocouple Amplifiers
- High Resolution Data Acquisition

DESCRIPTION

The LTC1151 is a high voltage, high performance dual chopper stabilized operational amplifier. The two sample-and-hold capacitors per amplifier required externally by other chopper amplifiers are integrated on-chip. The LTC1151 also incorporates proprietary high-voltage CMOS structures which allow operation at up to 36V total supply voltage.

The LTC1151 has a typical offset voltage of $0.5\mu V$, drift of $0.01\mu V/^{\circ}C$, 0.1Hz to 10Hz input noise voltage of $1.5\mu V$ p-p, and a typical voltage gain of 180dB. It has a slew rate of $3V/\mu s$ and a gain-bandwidth product of 2.5MHz with a supply current of 0.9mA per amplifier. Overload recovery times from positive and negative saturation are 3ms and 20ms, respectively.

The LTC1151 is available in standard plastic 8-pin DIP package, as well as a 16-pin wide-body SO. The LTC1151 is pin compatible with industry standard dual op amps and runs from standard ±15V bipolar supplies, allowing it to plug in to most standard bipolar op amp sockets while offering significant improvement in DC performance.

TYPICAL APPLICATION

High Voltage Instrumentation Amplifier

1k

1M

V+

1M

2


MLTC1151

1 K

GAIN = 1000V/V
OUTPUT OFFSET < 5mV

ABSOLUTE MAXIMUM RATINGS

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS

 $V_S = \pm 15V$, $T_A = Operating Temperature Range, unless otherwise specified.$

SYMBOL	PARAMETER	CONDITIONS		MIN	LTC1151C TYP	MAX	UNITS
Vos	Input Offset Voltage	T _A = 25°C (Note 3)			±0.5	±5	μV
ΔV _{OS}	Average Offset Voltage Drift	(Note 3)		MC	±0.01	±0.05	μV/°C
los	Input Offset Current	T _A = 25°C		restl'i ani	±20	±200 ±500	pA pA
IB	Input Bias Current	T _A = 25°C			±10	±100 ±500	pA pA
E _N	Input Noise Voltage	0.1Hz to 10Hz 0.1Hz to 1Hz		Tall	1.5 0.5		µV p-р µV p-р
CMRR	Common Mode Rejection Ratio	V _{CM} = V- to 12V		110	130	18	dB
PSRR	Power Supply Rejection Ratio	V _S = ±2.375V to ±16V	0-1-	120	145	3 NS+	dB
V _{OUT}	Maximum Output Voltage Swing	$R_L = 10K\Omega$, $T_A = 25^{\circ}C$ $R_L = 100K\Omega$		±13.5	±14.5 ±14.95	1	V
Is	Supply Current per Amplifier	No Load, T _A = 25°C			0.9	1.5	mA
F _S	Internal Sampling Frequency	T _A = 25°C		The second	600		Hz

The • denotes specifications which apply over the full operating temperature range.

Note 1: Absolute Maximum Ratings are those values beyond which life of the device may be impaired.

Note 2: Connecting any pin to voltages greater than V+ or less than V-may cause destructive latch-up. It is recommended that no sources

operating from external supplies be applied prior to power-up of the LTC1151.

Note 3: These parameters are guaranteed by design. Thermocouple effects preclude measurement of these voltage levels in high-speed automatic test systems. Vos is measured to a limit determined by test equipment capability.





PRELIMINARY LTC1164-5

Low Power 8th Order Butterworth Lowpass Filter

November 1991

FEATURES

- Butterworth or Bessel Response
- 4mA Supply Current with ±5V Supplies
- f_{CUTOFF} up to 20kHz
- 100µV_{RMS} Wideband Noise
- THD <0.02% (50:1, $V_S = \pm 7.5 \text{V}$, $V_{IN} = 2 V_{RMS}$)
- Operates at Single 5V Supply with 1V_{RMS} Input Range
- Operates up to ±8V Supplies
- TTL/CMOS compatible clock input
- 8th Order Filter in a 14-pin Package
- No External Components

APPLICATIONS

- Anti-Aliasing Filters
- Battery Operated Instruments
- Telecommunications Filters
- Smoothing Filters

DESCRIPTION


The LTC1164-5 is a monolithic 8th order Butterworth lowpass filter featuring clock-tunable cutoff frequency and low power supply current (4mA with $\pm5V$ supplies). Low power operation is achieved without compromising noise or distortion performance. Wideband noise of the LTCC1164-5 is below $100\mu V_{RMS}$. With $\pm7.5V$ supplies the filter can handle input signals up to $2.2V_{RMS}$ with 0.02% THD.

The LTC1164-5 approximates an 8th order Butterworth response with an f_{CLK} to f_{CUTOFF} ratio of 100:1 (pin 10 to V-) or 50:1 (pin 10 to V+ and pin 1 shorted to pin 13). It approximates an 8th order Bessel response with an f_{CLK} to f_{CUTOFF} ratio of 150:1 (pin 10 to gnd). The LTC1164-5 is pin compatible with the LTC1064-2.

The 1164-5 can be clock tuned to a maximum $f_{CUTOFF} = 20kHz$ with $\pm 7.5V$ supplies, $f_{CUTOFF} = 10kHz$ with $\pm 5V$ supplies, and $f_{CUTOFF} = 6kHz$ with $\pm 2.5V$ supplies.


TYPICAL APPLICATION

20kHz Anti-Aliasing Filter



WIDEBAND NOISE = 100µV_{RMS}
THO IN PASSBAND <0.02% AT V_{IN} = 2V_{RMS}
NOTE: THE CONNECTION FROM PIN 7 TO PIN 14 SHOULD BE MADE UNDER THE PACKAGE. FOR 50:1 OPERATION CONNECT PIN 1 TO PIN 13 AS SHOWN. FOR 100:1 OR 150:1 OPERATION PINS 1 AND 13 SHOULD FLOAT. THE POWER SUPPLIES SHOULD BE BYPASSED BY A0 1 µr CAPACITOR AS CLOSE TO THE PACKAGE AS POSSIBLE.

Frequency Response






ABSOLUTE MAXIMUM RATINGS (Note 1)

Total Supply Voltage (V+ to V-)16V	Burn-In Voltage 16V
Input Voltage (Note 2)(V+ + 0.3V) to (V 0.3V)	Operating Temperature Range0°C to 70°C
Output Short Circuit Duration Indefinite	Storage Temperature Range65°C to 150°C
Power Dissipation400mW	Lead Temperature (Soldering, 10 sec.) 300°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS

 $V_S = \pm 7.5V$, $R_L = 10k$, $f_{CLK} = 400kHz$, $T_A = 0$ perating Temperature Range, unless otherwise specified.

	L T L LOUGUIT	HUBBERT C	(1) (1) (2) (2) (2)	LTC1164-	5C	HAA DHOTOIL
PARAMETER	CONDITIONS	CONDITIONS		TYP	MAX	UNITS
Passband Gain 0.1Hz - 0.25f _{CUTOFF}	f _{IN} = 1kHz, 100:1 f _{IN} = 1kHz, 50:1	•	-0.15 -0.20	-0.10 0.10	0.25 0.25	dB dB
Gain at 0.50f _{CUTOFF} (Note 3)	$f_{IN} = 2kHz, 100:1$ $f_{IN} = 4kHz, 50:1$	•	-0.35 -0.15	-0.20 -0.10	0.17 0.30	dB dB
Gain at 0.90f _{CUTOFF} (Note 3)	f _{IN} = 3.6kHz, 100:1	•	-2.5	-1.90	-1.0	dB
Gain at 0.95f _{CUTOFF} (Note 3)	f _{IN} = 3.8kHz, 100:1		PLICHT	-2.60	A SULPHIE (dB
Gain at f _{CUTOFF} (Note 3)	f _{IN} = 4kHz, 100:1 f _{IN} = 8kHz, 50:1		-2.75 -2.75	-3.40 -3.80	-4.1 -4.2	dB dB
Gain at 1.44f _{CUTOFF} (Note 3)	f _{IN} = 5.76kHz, 100:1		-17.0	-19.0	-20.5	dB
Gain at 2.0f _{CUTOFF} (Note 3)	f _{IN} = 8kHz, 100:1	•	-41.0	-43.0	-45.0	dB
Gain with f _{CLK} = 20kHz	f _{IN} = 200Hz, 100:1	•	-2.75	-3.40	-4.50	dB
Gain with V _S = ±2.375V	$f_{CLK} = 400kHz, f_{IN} = 2kHz, 100:1$ $f_{CLK} = 400kHz, f_{IN} = 4kHz, 100:1$	of bow	-0.25 -2.0	-0.10 -3.40	0.35 -4.2	dB dB
Input Frequency Range	100:1 50:1	10 SH0	-V galak Iberrico	0- <fcli< td=""><td></td><td>kHz kHz</td></fcli<>		kHz kHz
Maximum f _{CLK}	$V_S \ge \pm 7.5V$ $V_S = \pm 5.0V$ $V_S = \pm 2.375V$			1.5 1.0 0.5	Ny operation 1 Pin (13)	MHz MHz MHz
Clock Feedthrough	Input at GND, f ≥ f _{CLK}	(6W 916)	pe e ntiv	200	DVIOS elecid	μV _{RMS}
Wideband Noise	Input at GND, 1Hz ≤ f < f _{CLK}	oo o ofe	upabs as	100±10	0%	μV _{RMS}

ELECTRICAL CHARACTERISTICS

 $V_S = \pm 7.5 V$, $R_L = 10 k$, $F_{CLK} = 400 kHz$, $T_A = 0$ perating Temperature Range, unless otherwise specified.

V8F	/ Bum-In Voltage	/8116/	LTC1164	-5C	latel Scent
PARAMETER	CONDITIONS	VE 0 - 10 of 0	MIN TYP	MAX	UNITS
Input Impedance	Figures ame Tensiot2 1	efinitabot	100	the area of the	ks
Output DC Voltage Swing	$V_S = \pm 2.375V$ $V_S = \pm 5.0V$ $V_S = \pm 7.5V$		±1.25 ±1.5 ±3.70 ±4.10 ±5.40 ±5.90	nolied	Vouer Diss
Output DC Offset Output DC Offset TempCo		4 4 5 5 6 6 6 6 6 6 6 6 5 6 6 5 6 6 6 6	±30 ±100	±160	mV μV/°C
Power Supply Current	$V_S = \pm 2.375V$, TA>25°C	TRAS A CAR	2.5	4.0 4.5	m/ m/
	V _S = ±5.0V, TA>25°C	ASONUA	4.5	7.0	mA mA
	$V_S = \pm 7.5V$, TA>25°C		7.0	11.0 12.5	mA mA
Power Supply Range		107 10 11/1 107 10 107	±2.375	±8	V

The $\ensuremath{\bullet}$ denotes the specifications which apply over the full operating temprature range.

Note 1: Absolute Maximum Ratings are those values beyond which life of the device may be impared.

Note 2: Connecting any pin to voltages greater than V+ or less than V- may cause latch-up. It is recommended that no sources operating from external supplies be applied prior to power-up of the LTC1164-5.

Note 3: All gains are measured relative to passband gain.

PIN DESCRIPTION

GENERAL COMMENTS

The following guidelines highlight the information needed to maximize the filter's performance for high precision designs. The filter will function properly when provided with a TTL or CMOS clock source and operated within it's absolute maximum ratings.

Power Supply Pins (4,12)

The V+ (pin 4) and the V- (pin 12) should be bypassed with a $0.1\mu F$ capacitor to an adequate analog ground. The filter's power supplies should be isolated from other digital or high voltage analog supplies. A low noise linear supply is recommended. Using a switching power supply will lower the signal to noise ratio of the filter. The supply during power up should have a slew rate less than $1V/\mu S$. When V+ is applied before V- and V- is allowed to go above ground, a signal diode should clamp V- to prevent latch up. Figures 1 and 2 show typical connections for dual and single supply operation.

Clock Input Pin (11)

Any TTL or CMOS clock source with a square wave output and 50% duty cycle (±10%) is an adequate clock source




Figure 1. Dual supply operation for a fclk/fcutoff = 100:1.

for the device. The power supply for the clock source should not be the filter's power supply. The analog ground for the filter should be connected to clock's ground at a single point only. Table 1 shows the clock's low and high level threshold values for a dual or single supply operation. A pulse generator can be used as a clock source provided the high level ON time is greater than 0.5 µS. Sine waves are not recommended for clock input frequencies less than 100 kHz, since excessively slow clock rise or fall times generate internal clock jitter. The clock signal should be routed from the right side of the IC package and perpendicular to it to avoid coupling to any input or output in the analog signal path. A $1 \text{K}\Omega$ resistor between clock source and pin 11 will slow down the rise

and fall times of the clock to further reduce charge coupling, figure 1 and 2.




Figure 2. Single supply operation for a $f_{CLK}/f_{CUTOFF} = 100:1$.

Analog Ground Pins (3,5) as assistant a 444 (31.1 and

The filter performance depends on the quality of the analog signal ground. For either dual or single supply operation, an analog ground plane surrounding the package is recommended. The analog ground plane should be connected to any digital ground at a single point. For dual supply operation, pins 3 and 5 should be connected to the analog ground plane. For single supply operation pins 3 and 5 should be biased at 1/2 supply and they should be bypassed to the analog ground plane with at least a 4.7uF capacitor, figure 2.

Ratio Input Pin (10)

The DC level at this pin determines the ratio of the clock frequency to the cutoff frequency of the filter. Pin 10 at V+ gives a 50:1 ratio and a Butterworth response (pins 1 to 13 should be shorted for 50:1 only.) Pin 10 at V- gives a 100:1 Butterworth response. Pin 10 at ground gives a Bessel response and a ratio of 150:1. For single supply operation the ratio is 50:1 when pin 10 is at V+ (pins 1 to 13 shorted,) 100:1 when pin 10 is at ground and 150:1 when at 1/2 supply. When pin 10 is not tied to ground, it should be bypassed to analog ground with a 0.1µF capacitor. If the DC level at pin 10 is switched mechanically or electrically at slew rates greater than $1V/\mu S$ while the device is operating, a $10k\Omega$ resistor should be connected between pin 10 and the DC source.

Filter Input Pin (2)

The input pin is connected internally through a $100K\Omega$ resistor tied to the inverting input of an op amp.

Filter Output Pins (9,6)

Pin 9 is the specified output of the filter; it can typically source or sink 1 mA. Driving coaxial cables or resistive loads less than 20K will degrade the total harmonic distortion of the filter. When evaluating the device's distortion an output buffer is required. A non inverting buffer, figure 3, can be used provided that its input common mode range is well within the filter's output swing. Pin 6 is an intermediate filter output providing an unspecified 6th order lowpass filter. Pin 6 should not be loaded.




Figure 3. Buffer for filter output.

External Connection Pins (7,14, and 1,13)

Pins 7 and 14 should be connected together. In a printed circuit board the connection should be done under the IC package through a short trace surrounded by the analog ground plane. When the clock to cutoff frequncy ratio is set at 50:1, pin 1 should be shorted to pin 13; if not, the passband will exhibit 1 db of gain peaking and it will deviate from a Butterworth response. Note, for some applications, a small gain peaking may be required to compensate for sinx/x systemerrors. Pin 1 is the inverting input of an internal op amp and, it should preferably be 0.2 inches away from any other circuit trace.

NC Pin (8)

Pin 8 is not connected to any internal circuit point on the device and should be preferably tied to analog ground.

TABLE 1. Clock Source High and Low threshold levels.

POWER SUPPLY	HIGH LEVEL	LOW LEVEL
Dual Supply = ±7.5Volts	≥ 2.18Volt	≤ 0.5Volt
Dual Supply = ±5.0Volts	≥ 1.45Volt	≤ 0.5Volt
Dual Supply = ±2.5Volts	≥ 0.73Volt	≤ -2.0Volt
Single Supply = 12.0Volt	≥ 7.80Volt	≤ 6.5Volt
Single Supply = 5.0Volt	≥ 1.45Volt	≤ 0.5Volt







PRELIMINARY LTC1164-6

Low Power 8th Order Elliptic Low Pass Filter

November 1991

FEATURES

- 8th Order Elliptic Filter in a 14-pin Package
- 4mA Supply Current with ±5V Supplies
- 64dB Attenuation at 1.44 fcutoff
- fcutoff up to 20kHz
- 100:1 fclk to fcutoff Ratio
- 120µV_{RMS} Wideband Noise
- Operates at Single 5V Supply with 1V_{RMS} Input Range
- Operates up to ±8V Supplies
- TTL/CMOS compatible clock input
- No External Components

APPLICATIONS

- Anti-Aliasing Filters
- Battery Operated Instruments
- Telecommunications Filters
- Smoothing Filters

DESCRIPTION


The LTC1164-6 is a monolithic 8th order elliptic lowpass filter featuring clock-tunable cutoff frequency and low power supply current. Low power operation is achieved without compromising noise or distortion performance; the LTC1164-6 uses only 4mA supply current while keeping wideband noise below 120µV_{RMS}.

The LTC1164-6 provides an elliptic low-pass rolloff with stopband attenuation of 64dB at $1.44f_{\rm CUTOFF}$ and an $f_{\rm CLK}$ to $f_{\rm CUTOFF}$ ratio of 100:1. The LTC1164-6 is pin compatible with the LTC1064-1.

The 1164-6 can be clock tuned to a maximum f_{CUTOFF} = 20kHz with ±7.5V supplies, f_{CUTOFF} = 10kHz with ±5V supplies, and f_{CUTOFF} = 6kHz with ±2.5V supplies.


TYPICAL APPLICATION

20kHz Anti-Aliasing Filter



WIDEBAND NOISE=120µV_{RMS}
NOTE: THE CONNECTION FROM PIN 7 TO PIN 14 SHOULD BE MADE UNDER THE
PACKAGE. THE POWER SUPPLIES SHOULD BE BYPASSED BY A0.1µFCAPACITORAS
CLOSE TO THE PACKAGE AS POSSIBLE.

Frequency Response




ABSOLUTE MAXIMUM RATINGS (Note 1)

Total Supply Voltage (V+ to V-)16V
Input Voltage (Note 2)(V+ + 0.3V) to (V 0.3V)
Output Short Circuit Duration Indefinite
Power Dissipation400mW

Burn-In Voltage	16V
Operating Temperature Range	
Storage Temperature Range6	5°C to 150°C
Lead Temperature (Soldering, 10 sec.)	300°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS

 $V_S = \pm 7.5V$, $R_L = 10k$, $f_{CLK} = 400kHz$, $T_A = 0$ perating Temperature Range, unless otherwise specified.

PARAMETER	CONDITIONS	LTC1164-6C MIN TYP MAX	UNITS	
Passband Gain 0.1Hz - 0.25 f CUTOFF	f _{TEST} =1kHz	-0.10	dB	
Gainat 0.50 f CUTOFF (Note 3)	f _{TEST} =2kHz	-0.20	dB	
Gainat 0.90 f CUTOFF (Note 3)	$f_{\text{TEST}} = 3.6 \text{kHz}$	-0.10	dB	
Gainat 0.95 f CUTOFF (Note 3)	$f_{TEST} = 3.8 kHz$	-0.40	dB	
Gain at f CUTOFF (Note 3)	f _{TEST} = 4kHz	-2.40	dB	
Gainat 1.44f CUTOFF (Note 3)	f _{TEST} =5.75kHz	-65.0	dB	
Gainat 2.0 f CUTOFF (Note 3)	f _{TEST} =8kHz	-65.0	dB	
Gain with f _{CLK} = 20kHz	$f_{TEST} = 200Hz$	-2.40	dB	
Gain with $V_S = \pm 2.375V$	$f_{CLK} = 400 \text{kHz}, f_{TEST} = 2 \text{kHz}$ $f_{CLK} = 400 \text{kHz}, f_{TEST} = 4 \text{kHz}$	-0.10 -2.40	dB dB	
InputImpedance		30	kΩ	
Power Supply Current	V _S =±5V	DATES WEN SOL 4 SANDATOS	mA	

Note 1: Absolute Maximum Ratings are those values beyond which life of the device may be impared.

Note 2: Connecting any pin to voltages greater than V+ or less than V-may cause latch-up. It is recommended that no sources operating from

external supplies be applied prior to power-up of the LTC1164-6. **Note 3:** All gains are measured relative to passband gain.







PRELIMINARY LTC1196/LTC1198

8-Bit, 600ns, 1.3MHz Sampling A/D Converters

November 1991

FEATURES

- 600ns Conversion Time
- 100ns Sample and Hold Acquisition Time
- 1.3MHz Sampling Rate
- SO-8 Plastic Package
- Single Supply 3V to 6V Operation
- Low Power: 10mW @ 3V Supply or 50mW @ 5V Supply
- 3µA Shutdown (LTC1198)
- ±1/2LSB Total Unadjusted Error Over Temp
- 3 Wire Serial I/O
- 1V to 5V Input Span Range

APPLICATIONS

- High Speed Data Acquisition
- Disk Drives
- Portable or Compact Instrumentation
- Low Power or Battery Operated Systems

DESCRIPTION


The LTC1196/8 are 600ns, 8-bit A/D converters with a sampling rate of 1.3MHz. They are offered in 8 pin SO packages and operate on 3V to 6V supplies. They draw only 10mW from a 3V supply or 50mW from a 5V supply. The LTC1198 automatically powers down to 3µA of supply current whenever it is not performing conversions. These 8-bit, switched capacitor, successive approximation ADCs include sample and holds. The 1196 has a differential analog input. The 1198 offers a software selectable 2 channel mux.


On-chip serial ports allow 8 pin packaging and require only 3 interface lines. The 3 wires transfer data to shift registers, ASICs or microprocessors. SO-8 packages, 3V operation and extremely high sample rate to power ratio (100KHz/mW) provide an ideal choice for compact, high speed systems.

These ADCs can be used in ratiometric applications or with external references. The high impedance analog inputs and the ability to operate with reduced spans (below 1V full scale) allow direct connection to sensors and transducers in many applications, eliminating the need for gain stages.

All grades are specified with offset and linearity errors of ± 0.5 LSB maximum over temperature. The A grade devices are specified with total unadjusted error of ± 0.5 LSB maximum over temperature.

PACKAGE INFORMATION







PRELIMINARY LT1227

140MHz Video Current Feedback Amplifier

April 1992

FEATURES

- 140MHz Bandwidth, Ay=2, RL=150Ω
- 1100V/µs Slew Rate
- Low Cost
- 30mA Output Drive Current
- 0.01% Differential Gain
- 0.01° Differential Phase
- High Input Impedance, 14MΩ, 3pF
- Wide Supply Range, ±2V to ±15V
- Shutdown Mode -- I_S<250μA
- Low Supply Current, I_S =10mA
- Inputs Common Mode to Within 1.5V of Supplies
- Outputs Swing Within 0.8V of Supplies

APPLICATIONS

- Video Amplifiers
- Cable Drivers
- RGB Amplifiers
- Test Equipment Amplifiers
- 50Ω Buffers for Driving Mixers

DESCRIPTION

The LT1227 is a current feedback amplifier with wide bandwidth and excellent video characteristics. The low differential gain and phase, wide bandwidth, and the 30mA output current drive makes the LT1227 well suited to drive cables in video systems.


A shutdown feature switches the device into a high impedance, low current mode, allowing multiple devices to be connected in parallel and selected. Input to output isolation in shutdown is 70dB at 10MHz for input amplitudes up to 10Vpp. The shutdown pin interfaces to open collector or open drain logic and takes only $4\mu s$ to enable or disable.

The LT1227 comes in the industry standard pinout and can upgrade the performance of many older products. For a dual or quad version, see the LT1229/1230 datasheet.


The LT1227 is manufactured on Linear Technology's proprietary complementary bipolar process.

TYPICAL APPLICATION

Video Cable Driver







ABSOLUTE MAXIMUM RATINGS

Supply Voltage	±18V
Input Current	
Output Short Circuit Duration (Note 1)	
Operating Temperature Range	
LT1227C	0°C to 70°C
LT1227M	
Storage Temperature Range	65°C to 150°C
Plastic Package	150°C
Ceramic Package	
Lead Temperature (Soldering, 10 sec)	

PACKAGE/ORDER INFORMATION

TOP VIEW	ORDER PART NUMBER
NULL 1 8 SHUTDOWN -IN 2 7 V+ +IN 3 6 OUT V- 4 5 NULL	LT1227MJ8 LT1227CN8 LT1227CS8

ELECTRICAL CHARACTERISTICS

 V_{CM} = 0, $\pm 5 V \leq V_{S} \leq \pm 15 V,$ pulse tested,unless otherwise noted.

FINAL

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Vos	Input Offset Voltage	T _A = 25°C			±3	±10	mV
		08/ID 10 (800 8	•			±15	mV
a'voolor	Input Offset Voltage Drift	The Lff22 is	•	grait	10	nestalur	μV/°C
I _{IN+}	Non-inverting Input Current	T _A = 25°C		rexit/L pr	±0.3	±3	μА
						±10	μА
I _{IN-}	Inverting Input Current	T _A = 25°C			±10	±60	μА
				ICATI		±100	μА
en	Input Noise Voltage Density	$f = 1 \text{ kHz}, R_F = 1 \text{ k}\Omega, R_G = 10\Omega, R_S = 0\Omega$			3.2		nV/√Hz
in	Input Noise Current Density	$f = 1 \text{kHz}, R_F = 1 \text{k}\Omega, R_G = 10\Omega, R_S = 10 \text{k}\Omega$	EGY!	Balded as	1.7		pA/√Hz
R _{IN}	Input Resistance	$V_{IN} = \pm 13V, V_{S} = \pm 15V$	•	1.5	14		MΩ
		$V_{IN} = \pm 3V, V_{S} = \pm 5V$		1.5	11		MΩ
CIN	Input Capacitance	9 0 g	250		3		pF
	Input Voltage Range	V _S = ±15V, T _A = 25°C	- 11	±13	±13.5		V
			•	±12			V
		$V_S = \pm 5V, T_A = 25^{\circ}C$		±3	±3.5		V
		- 1 2 mov		±2			V
CMRR	Common-Mode Rejection Ratio	$V_S = \pm 15V$, $V_{CM} = \pm 13V$, $T_A = 25$ °C		55	62		dB
		$V_S = \pm 15V, V_{CM} = \pm 12V$		55			dB
		$V_S = \pm 5V$, $V_{CM} = \pm 3V$, $T_A = 25$ °C		55	61		dB
		$V_S = \pm 5V, V_{CM} = \pm 2V$		55			dB

ELECTRICAL CHARACTERISTICS

 V_{CM} = 0, $\pm 5V \leq V_{S} \leq \pm 15V$, pulse tested, unless otherwise noted.

FINAL

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
AV .	Inverting Input Current	$V_S = \pm 15V$, $V_{CM} = \pm 13V$, $T_A = 25$ °C		V slok	3.5	10	μΑ/V
	Common-Mode Rejection	$V_S = \pm 15V, V_{CM} = \pm 12V$	•			10	μΑ/V
	A company of 1972 and delegate the company of the c	$V_S = \pm 5V$, $V_{CM} = \pm 3V$, $T_A = 25$ °C			4.5	10	μΑ/V
	operating on a 15 Veit suspiles with S	$V_S = \pm 5V, V_{CM} = \pm 2V$	•			10	μΑ/V
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2V \text{ to } \pm 15V, T_A = 25^{\circ}\text{C}$ $V_S = \pm 3V \text{ to } \pm 15V$		60 60	80	estsunk ma	dB dB
d plastic	Non-Inverting Input Current	$V_S = \pm 2V \text{ to } \pm 15V, T_A = 25^{\circ}C$	grem	olni bron	2	50	nA/V
	Power Supply Rejection	$V_S = \pm 3V$ to $\pm 15V$				50	nAV
P3 - La	Inverting Input Current	$V_S = \pm 2V \text{ to } \pm 15V, T_A = 25^{\circ}C$	Tel-	more nec	0.25	5	μΑΛ
	Power Supply Rejection	$V_S = \pm 3V$ to $\pm 15V$	•	MARKET LANGE	M. COM.	5	μΑ/V
A _V	Large Signal Voltage Gain	$V_S = \pm 15V$, $V_{OUT} = \pm 10V$, $R_{LOAD} = 1k\Omega$		55	72	intraise de la	dB
		$V_S = \pm 5V$, $V_{OUT} = \pm 2V$, $R_{LOAD} = 150\Omega$	•	55	72	Ob a pacul	dB
R _{OL}	Transresistance, ΔV _{OUT} /ΔI _{IN} .	$V_S = \pm 15V, V_{OUT} = \pm 10V, R_{LOAD} = 1k\Omega$	•	100	270		kΩ
		$V_S = \pm 5V$, $V_{OUT} = \pm 2V$, $R_{LOAD} = 150\Omega$	•	100	240		kΩ
V _{OUT}	Maximum Output Voltage Swing	$V_S = \pm 15V$, $R_{LOAD} = 400\Omega$, $T_A = 25$ °C	ira	±12	±13.5	Talbi l	V
			•	±10			V
		$V_S = \pm 5V$, $R_{LOAD} = 150\Omega$, $T_A = 25$ °C		±3	±3.7		V
		The second second	•	±2.5			V
lout	Maximum Output Current	$R_{LOAD} = 0\Omega$, $T_A = 25$ °C		30	60		mA
Is	Supply Current, Note 2	$V_S = \pm 15V$, $V_{OUT} = 0V$, $T_A = 25$ °C			10	15	mA
			•			17.5	mA
	Positive Supply Current, Shutdown	$V_S=\pm 15V$, Pin 8 Voltage = 0V	1		120	250	μА
			•	TABITALLO Administra		500	μА
18	Shutdown Pin Current, Note 3	V _S =±15V	•	SAIS		200	μА
	OutputLeakage Current, Shutdown	$V_S=\pm 15V$, Pin 8 Voltage = 0V, $T_A=25$ °C				10	μА
SR	Slew Rate, Notes 4 and 6	T _A =25°C		500	1100		V/µs
t _r	RiseTime, Notes 5 and 6	T _A =25°C			13	25	ns
BW	Small Signal Bandwidth	$V_S=\pm 15V$, $R_F=1k\Omega$, $R_G=1k\Omega$, $R_L=150\Omega$			140		MHz
t _r	Small Signal Rise Time	$V_S=\pm 15V$, $R_F=1k\Omega$, $R_G=1k\Omega$, $R_L=100\Omega$			3.3		ns
	Propagation Delay	$V_S=\pm 15V$, $R_F=1k\Omega$, $R_G=1k\Omega$, $R_L=100\Omega$			3.4		ns
	Small Signal Overshoot	$V_S=\pm 15V$, $R_F=1k\Omega$, $R_G=1k\Omega$, $R_L=100\Omega$			5		%
t _s	SettlingTime	$0.1\%, V_{OUT}=10V, R_F=1k\Omega, R_G=1k\Omega, R_L=1k\Omega$			50		ns
N	Differential Gain, Note 7	$V_S=\pm 15V$, $R_F=1k\Omega$, $R_G=1k\Omega$, $R_L=150\Omega$			0.014		%
	Differential Phase, Note 7	$V_S=\pm 15V$, $R_F=1k\Omega$, $R_G=1k\Omega$, $R_L=150\Omega$			0.010		deg

ELECTRICAL CHARACTERISTICS

 $V_{CM} = 0$, $\pm 5V \le V_S \le \pm 15V$, pulse tested, unless otherwise noted.

FINAL

SYMBOL	PARAMETER	CONDITIONS	MIN TYP MAX	UNITS
3000	Differential Gain, Note 7	$V_S = \pm 15V$, $R_F = 1k\Omega$, $R_G = 1k\Omega$, $R_L = 1k\Omega$	0.010	%
Million	Differential Phase, Note 7	$V_S = \pm 15V$, $R_F = 1k\Omega$, $R_G = 1k\Omega$, $R_L = 1k\Omega$	0.013	deg

The ullet denotes specifications which apply over the operating temperature range.

Note 1: A heatsink may be required depending on the power supply voltage.

Note 2: The supply current of the LT1227 has a negative temperature coefficient. For more information, see typical performance curves.

Note 3: Ramp pin 8 voltage down from +15V while measuring I_s . When I_s drops to less than .5mA, measure pin8 current.


Note 4: Slew rate is measured at ± 5 Volts on a ± 10 Volt output signal while operating on ± 15 Volt supplies with $R_F=2k\Omega$, $R_G=220\Omega$ and $R_{LOAD}=400\Omega$.

Note 5: Rise time is measured from 10% to 90% on a ± 500 mV output signal while operating on ± 15 Volt supplies with $R_F = 2k\Omega$, $R_G = 220\Omega$ and $R_{LOAD} = 100\Omega$. This condition is not the fastest possible, however it does guarantee the internal capacitances are correct and it makes automatic testing practical.


Note 6: AC parameters are 100% tested on the ceramic and plastic DIP packaged parts (J and N suffix) and are sample tested on every lot of the SO packaged parts (S suffix).


Note 7: NTSC composite video with an output level of 2 Volts.


SIMPLIFIED SCHEMATIC





TYPICAL PERFORMANCE CHARACTERISTICS




























TYPICAL PERFORMANCE CHARACTERISTICS




























TYPICAL PERFORMANCE CHARACTERISTICS




















 $R_F = 2k\Omega$, $R_G = 220\Omega$, $R_L = 400\Omega$



Large Signal Transient Response, A_v = +2

 $R_F=1k\Omega$, $R_G=1k\Omega$, $R_L=1k\Omega$

APPLICATIONS INFORMATION

The LT1227 is a very fast current feedback amplifier. Because it is a current feedback amplifier, the bandwidth is maintained over a wide range of voltage gains. The amplifier is designed to drive low impedance loads such as cables with excellent linearity at high frequencies.

Feedback Resistor Selection

The small signal bandwidth of the LT1227 is set by the external feedback resistors and the internal junction capacitors. As a result, the bandwidth is a function of the supply voltage, the value of the feedback resistor, the closed loop gain and load resistor. The characteristic curves of bandwidth versus supply voltage show the effect of a heavy load (100Ω) and a light load $(1k\Omega)$. These graphs also show the family of curves that result from various values of the feedback resistor. These curves use a solid line when the response has less than 0.5dB of peaking and a dashed line when the response has 0.5 to 5dB of peaking. The curves stop where the response has more than 5dB of peaking.

At a gain of two, on ± 15 volt supplies with a $1k\Omega$ feedback resistor, the bandwidth into a light load is over 140MHz without peaking, but into a heavy load the bandwidth reduces to 120MHz. The loading has this effect because there is a mild resonance in the output stage that enhances the bandwidth at light loads but has its Ω reduced by the heavy load. This enhancement is only useful at low gain settings; at a gain of ten it does not boost the bandwidth. At unity gain, the enhancement is so effective the value of the feedback resistor has very little effect. At very high closed loop gains, the bandwidth is limited by the gain bandwidth product of about 1GHz. The curves show that the bandwidth at a closed loop gain of 100 is 12MHz, only one tenth what it is at a gain of two.

Capacitance on the Inverting Input

Current feedback amplifiers require resistive feedback from the output to the inverting input for stable operation. Take care to minimize the stray capacitance between the output and the inverting input. Capacitance on the inverting input to ground will cause peaking in the frequency response (and over shoot in the transient response), but it

does not degrade the stability of the amplifier.

Capacitive Loads

The LT1227 can drive capacitive loads directly when the proper value of feedback resistor is used. The graph of Maximum Capacitive Load vs Feedback Resistor should be used to select the appropriate value. The value shown is for 5dB peaking when driving a 1k Ω load at a gain of 2. This is a worst case condition, the amplifier is more stable at higher gains and driving heavier loads. Alternatively, a small resistor (10Ω to 20Ω) can be put in series with the output to isolate the capacitive load from the amplifier output. This has the advantage that the amplifier bandwidth is only reduced when the capacitive load is present and the disadvantage that the gain is a function of the load resistance.

Power Supplies

The LT1227 will operate from single or split supplies from $\pm 2V$ (4V total) to $\pm 15V$ (30V total). It is not necessary to use equal value split supplies, however the offset voltage and inverting input bias current will change. The offset voltage changes about $500\mu V$ per volt of supply mismatch. The inverting bias current can change as much as $5.0\mu A$ per volt of supply mismatch, though typically the change is less than $0.5\mu A$ per volt.

Slew Rate

The slew rate of a current feedback amplifier is not independent of the amplifier gain configuration the way slew rate is in a traditional op amp. This is because both the input stage and the output stage have slew rate limitations. In the inverting mode, and for higher gains in the noninverting mode, the signal amplitude between the input pins is small and the overall slew rate is that of the output stage. For gains less than ten in the noninverting mode, the overall slew rate is limited by the input stage.

The input stage slew rate of the LT1227 is approximately $125V/\mu s$ and is set by internal currents and capacitances. The output slew rate is set by the value of the feedback resistors and the internal capacitances. At a gain of ten with a $1k\Omega$ feedback resistor and $\pm 15V$ supplies, the output slew

APPLICATIONS INFORMATION

rate is typically $1100V/\mu s$. Larger feedback resistors will reduce the slew rate as will lower supply voltages, similar to the way the bandwidth is reduced.

The graph of Maximum Undistorted Output vs. Frequency relates the slew rate limitations to sinusoidual inputs for various gain configurations.

Settling Time

The characteristic curves show that the LT1227 amplifier settles to within 10mV of final value in 40ns to 55ns for any output step up to 10V. The curve of settling to 1mV of final value shows that there is a slower thermal contribution up to $20\mu s$. The thermal settling component comes from the output and the input stage. The output contributes just under 1mV per volt of output change and the input contributes $300\mu V$ per volt of input change. Fortunately the input thermal tends to cancel the output thermal. For this reason the non-inverting gain of two configuration settles faster than the inverting gain of one.

Shutdown

The LT1227 has a high impedance, low supply current mode which is controlled by Pin 8. In the shutdown mode, the output looks like a 12pF capacitor and the supply current drops to approximately the pin 8 current. Pulling a current of greater than $50\mu A$ from pin 8 will put the device into the shutdown mode. An easy way to force shutdown is to ground pin 8, using open drain (collector) logic. The logic should have a breakdown voltage of greater than the positive supply. No other circuitry is necessary as an internal JFET limits the pin 8 current to about $100\mu A$. When pin 8 is open, the LT1227 operates normally.

Differential Input Signal Swing

The differential input swing is limited to about ±6V by an ESD protection device connected between the inputs. In normal operation, the differential voltage between the input pins is small,so this clamp has no effect; however, in the shutdown mode, the differential swing can be the same as the input swing. The clamp voltage will then set the maximum allowable input voltage. To allow for some margin, it is recommended that the input signal be less

than ±5V when the device is shutdown.


Offset Adjust

The offset adjust pins act on the inverting input bias current. A 10k pot connected to pins 1 and 5 with the wiper connected to V⁺ will null out the bias current, but will not affect the offset voltage much. Since the output offset is

$$V_0 \cong A_V * V_{OS} + (I_{IN-}) * R_F$$

at higher gains the V $_{OS}$ term will dominate. To null out the V $_{OS}$ term, use a 10k pot between pins 1 and 5 with a 150k $_{\Omega}$ resistor from the wiper to ground for 15V split supplies, 47k $_{\Omega}$ for 5V split supplies.

Optional Offset Nulling Circuit





 $R_{\text{NULL}} = 47.82 \text{ for } V_{\text{S}} = \pm 3.5 \text{ V}$ $R_{\text{NULL}} = 150 \text{k}\Omega \text{ for } V_{\text{S}} = \pm 15 \text{V}$


TYPICAL APPLICATIONS

Mux Amplifier

The shutdown function can be effectively used to construct a MUX amplifier. A two channel version is shown, but more inputs could be added with suitable logic. By configuring each amplifier as a unity gain follower, there is no loading by the feedback network when the amplifier is off. The open drains of the 74C906 buffers are used to interface the 5V logic to the shutdown pin. Feedthrough from the unselected input to the output is -70dB at 10MHz. The differential voltage between MUX inputs VIN1 and V_{IN2} appears across the inputs of the shutdown device, this voltage should be less than ±5V to avoid turning on the clamp diodes discussed previously. If the inputs are sinusoidual having a zero dc level, this implies that the amplitude of each input should be less than 5Vpp. The output impedance of the off amplifier remains high until the output level exceeds approximately 6Vpp at 10MHz, this sets the maximum usable output level. Switching time between inputs is about 4us without an external pullup. Adding a 10k pullup resistor from each shutdown pin to V+ will reduce the switching time to 2µs but will increase the positive supply current in shutdown by 1.5mA.









TYPICAL APPLICATIONS

MMOCTUME ALL SMIDA Single Supply AC Coupled Amplifiers


NON-INVERTING



INVERTING



Buffer with DC Nulling Loop



LINEAR

PRELIMINARY LT1237

Advanced Power Management and One Receiver Active in SHUTDOWN

June, 1992

FEATURES

- One Receiver Remains Active while in SHUTDOWN
- ESD Protection over ±10kV
- Uses Small Capacitors (0.1μF, 0.2μF,1.0μF)
- 60µA Supply Current in SHUTDOWN
- Pin Compatible with LT1137
- Operates to 120kbaud
- CMOS Comparable Low Power 30mW
- Operates from a Single 5V Supply
- Easy PC Layout-Flow Through Architecture
- Rugged Bipolar Design
- Outputs assume a High Impedance State When Off or Powered Down
- Absolutely No Latchup
- Available in SO Package

APPLICATIONS

- Notebook Computers
- Palmtop Computers


DESCRIPTION

The LT1237 is an advanced low power three driver, five receiver RS232 transceiver. Included on the chip is a shutdown pin for reducing supply current near zero. During shutdown one receiver remains active to detect incoming RS232 signals, for example, to wake up a system.

The LT1237 is fully compliant with all EIA RS232 specifications. New ESD structures on the chip allow the LT1237 to survive multiple +/-10kV strikes, eliminating the need for costly transorbs on the RS232 line pins.

The LT1237 operates in excess of 120 kilobaud even driving heavy capacitive loads. Two shutdown modes allow the driver outputs to be shut down separately from the receivers for more versatile control of the RS232 interface. During shutdown, drivers and receivers assume a high impedance state.


Typical Application



ABSOLUTE MAXIMUM RATINGS

(Note 1)	
Supply Voltage (V _{CC})	6V
V+	+13.2V
V	
Input Voltage	
Driver	V+ to V-
Receiver	+30V to -30V
Output Voltage	
Driver	55°C to 125°C
Receiver	0°C to 70°C
Short Circuit Duration	
V+	30s
V	30s
Driver Output	Indefinite
Receiver Output	Indefinite
Operating Temperature Range	
I T1237I	-40°C to 85°C
LT1237I LT1237C	0°C to 70°C
Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 10 s	

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS (Note 2)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Power Supply Generator	rigili of wo. In Intellental August					
V+ Output				8.6	MILE PART 18	V
V- Output	GlaputLow, loor w-500µA			- 7.0	14-098	V
Supply Current (V _{CC})	(Note 3)			6	9	mA
Supply Current when OFF (V _{CC})	SHUTDOWN (Note 4) DRIVER DISABLE	•		0.06	0.150	mA mA
Supply Rise Time SHUTDOWN to Turn On	C1=C2=0.2μF, C+=1.0μF, C-= 0.1μF			2	gauda)	ms
ON/OFF Pin Thresholds	Input Low Level (Device SHUTDOWN) Input High Level (Device Enabled)	•	2.0	1.4 1.4	0.8	V
ON/OFF Pin Current	0V ≤ V _{ON/OFF} ≤ 5V		- 15	the anoth	80	μΑ
Driver Disable Pin Thresholds	Input Low Level (Drivers Enabled) Input High Level (Drivers Disabled)	•	2.0	1.4	0.8	V
DRIVER DISABLE Pin Current	OV ≤ V _{DRIVER DISABLE} ≤ 5V		- 10	ning mu	500	μА

ELECTRICAL CHARACTERISTICS (Note 2)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Any Driver	TI V 13.2V				*********	W
Output Voltage Swing	Load = 3kto GND Positive Negative	•	5.0 - 5.0	7.3 - 6.5	enalk	V
Logic Input Voltage Level	InputLowLevel (V _{OUT} =High) InputHighLevel (V _{OUT} =Low)	•	2.0	1.4	0.8	V
LogicInputCurrent	0.8V ≤V _{IN} ≤2.0V	•		5	20	μΑ
Output Short Circuit Current	V _{OUT} =0V			17		mA
Output Leakage Current	SHUTDOWNV _{OUT} =±30V(Note4)	•		10	100	μА
SlewRate	R _L =3k, C _L =51pF R _L =3k, C _L =2500pF		4	15 15	30	V/µs V/µs
Propagation Delay	Output Transition t _{HL} Highto Low (Note 5) Output Transition t _{LH} Low to High			0.6 0.5	1.3 1.3	μS μS
Any Receiver	aticibabal		rigitorian)		and services	inspendi
Input Voltage Thresholds	Input Low Threshold (V _{OUT} = High) Input High Threshold (V _{OUT} = Low)		0.8	1.3 1.7	2.4	V
Hysteresis	0 00 to 0 02	•	0.1	0.4	1.0	V
Input Resistance	menas At neas		3	5	7	kΩ
Ouput Leakage Current	SHUTDOWN (Note) 0 ≤ V _{OUT} ≤V _{CC}		the prejud	1	10	μА
Receivers 1 Through 4	O was recommended		A STATE OF THE PARTY OF THE PAR	The same		or unour
OutputVoltage	Output Low, $I_{OUT} = -1.6 \text{mA}$ Output High, $I_{OUT} = 160 \mu \text{A} (V_{CC} = 5 \text{V})$	•	3.5	0.2 4.2	0.4	V
Output Short Circuit Current	Sinking Current, V _{OUT} =V _{CC} Sourcing Current, V _{OUT} =0V	b	- 10 10	- 20 20	ADIAT	mA mA
Propagation Delay	Output Transition t _{HL} Highto Low (Note 6) Output Transition t _{LH} Low to High			250 350	600 600	nS nS
Receiver 5 (LOW-I _{SUPPLY} RX)						rugino «V
OutputVoltage	Output Low, I _{OUT} = -500µA Output High, I _{OUT} = 160µA (V _{CC} = 5V)	•	3.5	0.2 4.2	0.4	V
Output Short Circuit Current	Sinking Current, V _{OUT} =V _{CC} Sourcing Current, V _{OUT} =0V		-2 2	-4 4	North Lauri	mA mA
Propagation Delay	Output Transition t _{HL} Highto Low (Note 6) Output Transition t _{LH} Low to High			1.0	3	μS μS

The lacktriangle denotes specifications which apply over the operating temperature range. (0 °C \leq T_A \leq 70° C f or commercial grade, -40° C \leq T_A \leq 85° C for industrial grade, and -55° C \leq T_A \leq 125° C for military grade.)

Note 1: Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.

Note 2: Testing done at $V_{CC} = 5V$ and $V_{ON/OFF} = 3V$.

 $\label{eq:Note3} \textbf{Note3:} Supply current is measured as the average over several charge pump burst cycles. C+=1.0 \mu F, C-=0.1 \mu F, C1=C2=0.2 \mu F. All outputs are open, with all driver inputs tied high.$

Note 4: Supply current measurements in SHUTDOWN are performed with $V_{ON/OFF} \le 0.1V$. Supply current measurements using DRIVER DISABLE are performed with $V_{DRIVERDISABLE} \ge 3V$.

Note 5: For driver delay measurements, $R_L = 3k$ and $C_L = 51$ pF. Trigger points are set between the driver's input logic threshold and the output transition to the zero crossing. ($t_{HL} = 1.4V$ to 0V and $t_{LH} = 1.4V$ to 0V)

Note 6: For receiver delay measurements, $C_L = 51 \, pF$. Trigger points are set between the receiver's input logic threshold and the output transition to standard TTL/CMOS logic threshold. ($t_{HL} = 1.3 \, Vto \, 2.4 \, Vand \, t_{LH} = 1.7 \, Vto \, 0.8 \, V$)

PIN FUNCTIONS

V_{CC}: +5V Input supply pin. This pin should be decoupled with a 0.1uF ceramic capacitor.

GND: Ground Pin.

On/Off: TTL/CMOS compatible operating mode control. A logic low puts the device in the low power SHUTDOWN mode. Which places all of the drivers and four receivers in a high impedance state. A logic high fully enables the transceiver.

DRIVER DISABLE: This pin provides an alternate control for the charge pump and RS232 drivers. A logic high on this pin shuts down the charge pump and places all drivers in a high impedance state. All receivers remain active under these conditions. Floating the driver disable pin or driving it to a logic low level fully enables the transceiver.

V+: Positive supply output (RS232 drivers). V+ ~ $2V_{CC}$ - 1.5V. This pin requires an external charge storage capacitor C ≥1.0 μ F, tied to ground or +5V. Larger value capacitors may be used to reduce supply ripple. The ratio of the capacitors on V+ and V- should be greater than 5 to 1.

V-: Negative supply output (RS232 drivers). V- \approx -(2V_{CC}-2.5V). This pin requires an external charge storage capacitor C \geq 0.1 μ F. To reduce supply ripple, increase the size of the storage capacitor.

C1+;C1-;C2+;C2-: Commutating capacitor inputs, require two external capacitors C $_{\geq}$ 0.2μF. One from C1+ to C1-, and another from C2+ to C2-. The capacitor's effective series resistance should be less than 2Ω. For C $_{\geq}$ 1μF, low ESR tantalum capacitors work well in this application, although small value ceramic capacitors may be used with a minimal reduction in charge pump compliance.

DRIVER IN: RS232 driver input pins. These inputs are TTL/ CMOS compatible. Inputs should not be allowed to float. Tie unused inputs to Vcc.

DRIVER OUT: Driver outputs at RS232 voltage levels. Outputs are in a high impedance state when in SHUT-DOWN mode, $V_{CC} = 0V$, or when the driver disable pin is active. Outputs are fully short circuit protected from $V_{+} = 30V$ to $V_{+} = 30V$. Applying higher voltages will not damage the device if the overdrive is moderately current limited.

Short circuits on one output can load the power supply generator and may disrupt the signal levels of the other outputs. The driver outputs are protected against ESD to ±10kV for human body model discharges.


RX IN: Receiver inputs. These pins accept RS232 level signals ($\pm 30V$) into a protected $5k\Omega$ terminating resistor. The receiver inputs are protected against ESD to $\pm 10kV$ for human body model discharges. Each receiver provides 0.4V of hysteresis for noise immunity.

RX OUT: Receiver outputs with TTL/CMOS voltage levels. Outputs are in a high impedance stage when in SHUT-DOWN mode to allow data line sharing. Outputs, including LOW-Q RXOUT, are fully short circuit protected to ground or V_{CC} with the power on, off, or in SHUTDOWN mode.

LOW Q-CURRENT RX IN: Low power receiver input. This special receiver remains active when the part is in SHUT-DOWN mode, consuming typically $60\mu A$. This receiver has the same input and protection characteristics as the other receivers.

LOW Q-CURRENT RX OUT: Low power receiver output. This pin produces the same TTL/CMOS output voltage levels with slightly decreased speed and short circuit current.

ESD Test Circuit



Very Low Noise Zero-Drift Bridge Amplifier

March 1992

FEATURES

- Very low noise: 0.75µVp-p typ, 0.1Hz to 10 Hz
- DC to 1Hz noise lower than OP-07
- Full output swing into 1K load
- Maximum offset voltage 10μV
- Maximum offset voltage drift 50nV/°C
- Minimum CMRR, 115dB
- Minimum PSRR, 120dB
- No external components required
- Pin compatible with standard 8-pin op amps

APPLICATIONS

- Electronic scales
- Strain gauge amplifiers
- Thermocouple amplifiers
- High resolution data acquisition
- Low noise transducers
- Instrumentation amplifiers

DESCRIPTION


The LTC1250 is a high performance, very low noise zero-drift operational amplifier. The LTC1250's combination of low front end noise and DC precision makes it ideal for use with low-impedance bridge transducers. The LTC1250 features typical inputnoise of 0.75µVp-p from 0.1Hz to 10Hz, and 0.2µVp-p from 0.1Hz to 1Hz. The LTC1250 has DC to 1Hz noise of 0.35µVp-p, surpassing that of low-noise bipolar parts including the OP-07, OP-77, and LT1012. The LTC1250 uses the industry standard single op amp pinout, and requires no external components or nulling signals, allowing it to be a plug-in replacement for bipolar op amps.


The LTC1250 incorporates an improved output stage capable of driving $\pm 4.3 \text{V}$ into a $1 \text{K}\Omega$ load with a single 5V supply; it will swing $\pm 4.9 \text{V}$ into 5K with $\pm 5 \text{V}$ supplies. The input common mode range includes ground with single power supply voltages above 12V. Supply current is 3mA with a $\pm 5 \text{V}$ supply; overload recovery times from positive and negative saturation are 0.5ms and 1.5ms, respectively. The internal nulling clock is set at 5kHz for optimum low-frequency noise and offset drift; no external connections are necessary.

The LTC1250 is available in standard 8-pin ceramic and plastic DIPs, as well as an 8-pin SOIC package.

TYPICAL APPLICATION


Differential Bridge Amplifier





ABSOLUTE MAXIMUM RATINGS PACKAGE/ORDER INFORMATION

Total Supply Voltage (V+ to V-	·)18V
Input Voltage	$(V^+ + 0.3V)$ to $(V^ 0.3V)$
Output Short Circuit Duration.	Indefinite
Operating Temperature Range	
LTC1250M	55°C to 125°C
LTC1250C	
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering,	10 sec) 300°C
	20.4



ELECTRICAL CHARACTERISTICS $v_s = \pm 5V$, $T_A = operating temperature range unless otherwise specified$

SYMBOL	PARAMETER	CONDITIONS		MIN	LTC1250N TYP	MAX	MIN	LTC1250C TYP	MAX	UNITS
Vos	Input Offset Voltage	T _A =25°C (Note 1)			±5	± 10		± 5	± 10	μV
ΔV _{OS}	Average Input Offset Drift	(Note 1)			± 0.01	± 0.05		± 0.01	± 0.05	μV/°C
	LongTerm Offset Drift				50		SI-025-	50	- Lander	nV/√Mo
e _N	Input Noise Voltage (Note 2)	T _A =25°C,0.1Hz to 10Hz T _A =25°C,0.1Hz to 1Hz			0.75 0.22	0.9 0.3		0.75 0.22	0.9 0.3	μV _{p-p} μV _{p-p}
i _N	Input Noise Current	f=10Hz	el men	Contractor	4.0	100	AL ALERT AND	4.0	D D	fAVHz
IB	Input Bias Current	T _A =25°C			± 50	± 150 ± 950		± 50	± 200 ± 450	pA pA
los	Input Offset Current	T _A =25°C		enga O s	± 100	± 150 ± 200	sulmor	± 100	± 200 ± 300	pA pA
CMRR	Common Mode Rejection Ratio	$V_{CM} = -4V \text{ to } +3V, T_A = 25^{\circ}\text{C}$		115 110	130		115 110	130		dB dB
PSRR	Power Supply Rejection Ratio	V _S =±2.375Vto±8V	•	120	130		120	130		dB
A _{VOL}	Large Signal Voltage Gain	$R_L = 10K, V_{OUT} = \pm 4V$		135	170		140	170		dB
	Maximum Output Voltage Swing	R _L =1K R _L =100K	•	+ 4.0/-	4.5 + 4.3/-4. ± 4.95	7	+ 4.0/-4	4.5 + 4.3/-4.7 ± 4.95	7	V
SR	SlewRate	R _L =10K, C _L =50pF	17		10			10		V/µs
GBW	Gain-Bandwidth Product	一個制			1.5		4-1-	1.5		MHz
Is	Supply Current	No Load, T _A = 25°C			3.0	4.0 5.5		3.0	4.0 5.0	mA mA
fs	Internal Sampling Frequency	T _A =25°C	36	0	4.75	187 10	87	4.75	100	kHz

ELECTRICAL CHARACTERISTICS $V_S = +5V$, -0V, $T_A = operating temperature range unless otherwise specified.$


SYMBOL	PARAMETER	CONDITIONS		LTC1250N MIN TYP	MAX	MIN	LTC1250C TYP	MAX	UNITS
Vos	Input Offset Voltage	T _A = 25°C (Note 1)	(V	± 2	± 5		± 2	± 5	μV
ΔVos	Average Input Offset Drift	(Note 1)		± 0.01	± 0.05	HOURI	± 0.01	± 0.05	μV/°C
e _N	Input Noise Voltage (Note 2)	T _A = 25°C, 0.1Hz to 10Hz T _A = 25°C, 0.1Hz to 1Hz	99	1.0	1011111111111	SURSM	1.0	MOSSICO	μVp-p μVp-p
I _B	Input Bias Current	T _A = 25°C	01	± 20	± 100	TP4170174	± 20	± 100	pA
los	Input Offset Current	T _A = 25°C	De	± 40	± 120	90/16	± 40	± 120	pA
	Maximum Output Voltage Swing	T _A = 25°C, R _L = 1k T _A = 25°C, R _L = 100k	9	4.0 4.3 4.95	(088 U.	4.0	4.3 4.95	li i loqinia	V
Is	Supply Current	T _A = 25°C		1.8	2.5		1.8	2.5	mA
fs	Sampling Frequency	T _A = 25°C		3			3		kHz


The • denotes specs which apply over the full operating temperature range.

Note 1: These parameters are guaranteed by design. Thermocouple effects preclude measurement of these voltage levels during automated testing.


Note 2: 0.1 to 10Hz noise is specified DC coupled in a 10s window; 0.1 to 1Hz noise is specified in a 10s window with a RC highpass at 0.1Hz. The LTC1250 is sample tested for noise; for 100% tested parts contact LTC marketing.


TYPICAL PERFORMANCE CHARACTERISTICS








TYPICAL PERFORMANCE CHARACTERISTICS














APPLICATIONS INFORMATION

Input Characteristics

The LTC1250 uses large geometry front end transistors to reduce intrinsic noise and a high-speed zero-drift nulling loop to nearly eliminate 1/f noise. The resultant noise spectrum is low, and is flat below 10Hz, giving the LTC1250 a substantial noise advantage over conventional op amps at very low frequencies.

The large input transistors have an input capacitance of 60pF; this capacitance reacts with the feedback resistor network to form a pole, degrading the amplifier's phase margin. The solution is a 100pF feedback capacitor in

parallel with the feedback resistor, providing a corresponding input zero to eliminate the problem. **Nearly all LTC1250 applications will require this capacitor.** For additional information, see the LTC1051 datasheet.

Output Drive

The LTC1250 includes an enhanced output stage which provides nearly symmetrical output source/sink currents. This output is capable of swinging ±4V into a 1K load with ±5V supplies, and can sink or source >20mA into low impedance loads. Into lighter loads, the LTC1250 will swing rail-to-rail, maximizing output dynamic range.

13



Linear Phase, Group Delay Equalized, 8th Order Low Pass Filter

MAY 1992

FEATURES

- Steeper rolloff than Bessel filters
- High speed (fc ≤ 250kHz)
- Phase and Group Delay response fully tested
- Transient response exhibits 5% overshoot and no ringing
- No external components needed

APPLICATIONS

- Data communication filters
- Time delay networks
- Phase matched filters

DESCRIPTION

The LTC1264-7 is a clock tunable monolithic 8th order lowpass filter with linear passband phase and flat group delay. The amplitude response approximates a maxi-

mally flat passband and exhibits steeper rolloff than an equivalent 8th order Bessel filter. For instance at twice the cutoff frequency the filter attains 28dB attenuation (12dB for Bessel), while at 3 times the cutoff frequency the filter attains 55dB attenuation (30dB for Bessel). The cutoff frequency of the LTC1264 is tuned via an external TTL or CMOS clock.

The clock to cutoff frequency ratio of the LTC1264-7 can be set to 25:1 (pin 10 to V+) or 50:1 (pin 10 to V-).


When the filter operates at clock to cutoff frequency ratio of 25:1 the input is double sampled to lower the risk of aliasing.

The LTC1264-7 is optimized for speed. Depending on the operating conditions, cutoff frequencies between 200kHz and 250kHz can be obtained.

The LTC1264-7 is pin compatible with the LTC1064-X series.


TYPICAL APPLICATION

200kHz Linear Phase Low pass Filter



NOTE: THE POWER SUPPLIES SHOULD BE BYPASSED BY A 0.1 µF CAPACITOR CLOSE TO THE PACKAGE AND ANY PRINITED CIRCUIT BOARD ASSEMBLY SHOULD MAINTAIN A DISTANCE OF AT LEAST 0.2 INCHES BETWEEN ANY OUTPUT OR INPUT PIN AND THE FCLK LINE.

Frequency Response





ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage (V+ to V-)16V	Burn-in V
Power Dissipation400mW	Operating
Storage Temperature Range65°C to 150°C	Voltage at

Burn-in Voltage	16V
Operating Temperature Range	
Voltage at Any Input [V - 0.3V]	$\leq V_{ N} \leq [V^+ + 0.3V]$

PACKAGE/ORDER INFORMATION





ELECTRICAL CHARACTERISTICS

 $V_S=\pm7.5 \text{Volts}$, $R_{LOAD}=10 \text{k}$, $T_A=25 ^{\circ}\text{C}$, fclk=2.5MHz, TTL or CMOS Level and all Gain measurements are referenced to passband Gain unless otherwise specified.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Passband Gain	0.1Hz ≤ f ≤ 0.25 fcutoff ftest=25kHz (25:1)	25	-0.50	-0.10	0.50	dB
Gain at 0.5 fcutoff	ftest=50kHz (25:1) ftest=25kHz (50:1)		-0.50 -0.65	-0.15	0.20 0.30	dB dB
Gain at 0.75 fcutoff	ftest=75kHz (25:1)		-1.5	-1.00	0.1	dB
Gain at fcutoff	ftest=100kHz(25:1) ftest=50kHz (50:1)		-3.7 -4.5	-3.00 -3.00	-1.9 -2.3	dB dB
Gain at 2.0 • fcutoff	ftest=200kHz(25:1) ftest=100kHz(50:1)	•	-34 -34	-28 -30	-20 -27	dB dB
Gain with fclk=20kHz	ftest=200Hz (50:1)		-0.7	-0.30	0.1	dB
Gain with fclk=400kHz, V _S =±2.375V	ftest=8kHz (25:1) ftest=16kHz (25:1)	tylgaðutlinni	-0.2 -3.5	0.15 -2.70	0.5	dB dB
Gain with fclk=4MHz	ftest=160kHz, Vin=1V _{RMS} 25:1, T _A = 0 - 70°C 25:1	Ingleste tolo	photosia fit autito	0.00±1.0	3.0	dB dB
Phase Factor (F) Phase = 180° - F (f / fc) (Note 1)	(0.1Hz ≤ f ≤ fcutoff) 25:1 50:1 25:1 50:1	Longier SAA, II SAA, I	392 374	407±2 388±2	423 414	deg deg deg deg
Phase Deviation from Linear Phase (Note 1)	25:1 50:1 25:1 50:1		The ATE O	±1.0 ±1.0	±2.0 ±2.0	% % %

ELECTRICAL CHARACTERISTICS

V_S=±7.5Volts, R_{LOAD}=10k, T_A=25°C, fclk=2.5MHz, TTL or CMOS Level and all Gain measurements are referenced to passband Gain unless otherwise specified.

PARAMETER	CONDITIONS	-	MIN	TYP	MAX	UNITS
Group Delay (TD) TD = (1/360) (F/fc) (Note 2)	fc=100kHz (25:1) fc=50kHz (50:1) fc=100kHz (25:1) fc=50kHz (50:1)		10.9 20.8	11.3 21.6	11.7 22.9	µs µs µs µs
Group Delay Deviation (Note 2)	25:1 50:1 25:1 50:1 50:1	11 :	(O)(II)	±1.0 ±1.0	±2.0 ±2.0	% % %
Input Frequency Range	25:1 50:1		74.5	<fclk 2<="" td=""><td></td><td>kHz kHz</td></fclk>		kHz kHz
Maximum fclk	V _S =±2.375V V _S =±5.0V V _S =±7.5V		Da N	2		MHz MHz MHz
Clock Feedthrough (f≥fclk)	25:1			200		μV _{RMS}
Wideband Noise (1Hz ≤ f ≤ fclk)	V _S =±2.375V V _S =±5.0V V _S =±7.5V			155±59 180±59 205±59	%	μV _{RMS} μV _{RMS} μV _{RMS}
Input Impedance	ter ay to water or made on the feet of a building of the		30	50	75	kΩ
Output DC Voltage Swing	Vs=±2.375V Vs=±5.0V Vs=±7.5V		TO A F	±1.0 ±2.3 ±3.8	±2.0 ±3.0	Volts Volts Volts
Output DC Offset	25:1, Vs=±5.0V 50:1, Vs=±5.0V			±100 ±100	±220 ±220	mV mV
Output DC Offset TempCo	25:1, Vs=±5.0V 50:1, Vs=±5.0V			±200 ±200		μV/°C μV/°C
Power Supply Current (fclk = 1MHz)	V _S =±2.375V			11	22	mA mA
	V _S =±5.0V		- 15-	14	Reh	mA
	V _S =±7.5V (1.06) SHRUGHESH			17	26 32	mA mA mA
			±2.375		±8	V

The odenotes the specifications which apply over the full operating temperature range.

Note 1: Input frequencies, f, are linearly phase shifted through the filter as long as f ≤ fc; fc = cutoff frequency.

Figure 1 curve (A) shows the typical phase response of an LTC1264-7 operating at fclk = 2.5MHz, fc = 100kHz. An endpoint straight line, curve (B), depicts the ideal linear phase response of the filter. It is described by:


phase shift = $180^{\circ} - F(f/fc)$; $f \le fc$ (1)


F is arbitrarily called the 'phase factor' expressed in degrees. The phase factor together with the specified deviation from the ideal straight line allows the calculation of the phase at a given frequency. Note, the maximum phase non linearity, figure 1, occurs at the vicinity of f = 0.25 fc, and = 0.75 fc.


Example: The phase shift at 70kHz of the LTC1264-7 shown in figure 1 is: phase shift = 180° - 407° (70kHz / 100kHz) ± non linearity


 $= -104.9^{\circ} \pm 0.7\%$ or $-104.9^{\circ} \pm .73^{\circ}$


Note 2: Group Delay and Group Delay Deviation are calculated from the measured Phase Factor and Phase Deviation specifications.

















TE

Switching Regulator

4A High Efficiency

August 1991

FEATURES

- Wide Input Voltage Range 3.5V-30V
- Low Quiescent Current 7mA
- Internal 4A Switch
- Very Few External Parts Required
- Self Protected Against Overloads
- Shutdown Mode Draws Only 100µA Supply Current
- Flyback Regulated Mode Has Fully Floating Outputs
- Comes in Standard 5-Pin Package
- Can Be Externally Synchronized (See LT1072 Data Sheet)

APPLICATIONS

- Boost Converter
- High Efficiency Buck Converter
- PC Power Supply with Multiple Outputs
- Battery Upconverter
- Negative to Positive Converter

USER NOTE:

This data sheet is only intended to provide specifications, graphs, and a general functional description of the LT1271. Application circuits are included to show the capability of the LT1271. A complete design manual (AM-19) should be obtained to assist in developing new designs. This manual contains a comprehensive discussion of both the LT1070 and the external components used with it, as well as complete formulas for calculating the values of these components. The manual can also be used for the LT1271 by factoring in the higher switch current rating and higher operating frequency.


DESCRIPTION

The LT1271 is a monolithic high power switching regulator. Identical to the popular LT1070, except for switching frequency (60kHz) and slightly lower switch current, it can be operated in all standard switching configurations including buck, boost, flyback, and inverting. A high current, high efficiency switch is included on the die along with all oscillator, control, and protection circuitry. Integration of all functions allows the LT1271 to be built in a standard TO-220 power package. This makes it extremely easy to use and provides "bust proof" operation similar to that obtained with 3-pin linear regulators.


The LT1271 operates with supply voltages from 3.5V to 30V, and draws only 7mA quiescent current. By utilizing current mode switching techniques, it provides excellent AC and DC load and line regulation.

The LT1271 uses adaptive anti-sat switch drive to allow very wide ranging load currents with no loss in efficiency. An externally activated shutdown mode reduces total supply current to $100\mu A$ typical for standby operation.

High Efficiency† Buck Converter



Maximum Output Power




BUCK MODE OUTPUT POWER ≈ (3.5A)(V_{OL}

†TRANSFORMER TURNS RATIO MUST BE
OPTIMUM TO ACHIEVE FULL POWER.

ABSOLUTE MAXIMUM RATINGS PACKAGE/ORDER INFORMATION

Supply Voltage	30V
Switch Output Voltage	
Feedback Pin Voltage (Transient, 1ms)	±15V
Operating Junction Temperature Range	
(Oper.)0°C	to +100°C
(Short Ckt.)0°C	to +125°C
Storage Temperature Range 65°C	to +150°C
Lead Temperature (Soldering, 10 sec.)	300°C



ELECTRICAL CHARACTERISTICS $v_{IN} = 15V$, $v_C = 0.5V$, $v_{FB} = v_{REF}$, switch pin open, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	THE T VI	MIN	TYP	MAX	UNITS
V _{REF}	Reference Voltage	Measured at Feedback Pin V _C = 0.8V		1.224 1.214	1.244 1.244	1.264 1.274	V
I _B	Feedback Input Current	V _{FB} = V _{REF}		VR.O.=	350	750 1100	nA nA
gm	Error Amplifier Transconductance	$\Delta I_C = \pm 25 \mu A$	•	3000 2400	4400	6000 7000	μmho μmho
	Error Amplifier Source or Sink Current	V _C = 1.5V		150 120	200	350 400	μΑ μΑ
	Error Amplifier Clamp Voltage	Hi Clamp, V _{FB} = 1V Lo Clamp, V _{FB} = 1.5V		1.8 0.25	0.38	2.3 0.52	V
	Reference Voltage Line Regulation	$3V \le V_{IN} \le V_{MAX}, V_C = 0.8V$	•	vs Daily Cyclu	timil limit	0.03	%/V
A _V	Error Amplifier Voltage Gain	$0.9V \le V_C \le 1.4V$		500	800		V/V
	Minimum Input Voltage	2. 8	•		2.8	3.0	V
Iq	Supply Current	$3V \le V_{IN} \le V_{MAX}, V_C = 0.6V$			7	10	mA
	Control Pin Threshold	Duty Cycle = 0		0.8 0.6	0.9	1.08 1.25	V
	Normal/FlybackThreshold on Feedback Pin	(IV)		0.4	0.45	0.54	V
V _{FB}	Flyback Reference Voltage	I _{FB} = 50μA	•	15 14	16.3	17.6 18	V
V _{FB}	Change in Flyback Reference Voltage	0.05 ≤ I _{FB} ≤ 1mA	061	4.5	6.8	8.5	V
	Flyback Reference Voltage Line Regulation	$I_{FB} = 50\mu A$ $3V \le V_{IN} \le V_{MAX}$			0.01	0.03	%/V
	Flyback Amplifier Transconductance (gm)	$\Delta I_C = \pm 10 \mu A$		150	300	650	μmho
	Flyback Amplifier Source and Sink Current	V _C = 0.6V Source I _{FB} = 50μA Sink	•	15 25	32 40	70 70	µА µА
BV	Output Switch Breakdown Voltage	$3V \le V_{IN} \le V_{MAX}$ $I_{SW} = 5mA$	•	60	75		V

ELECTRICAL CHARACTERISTICS $V_{IN} = 15V$, $V_C = 0.5V$, $V_{FB} = V_{REF}$, switch pin open, unless otherwise noted.


SYMBOL	PARAMETER	CONDITIONS			MIN	TYP	MAX	UNITS
V _{SAT}	Output Switch (Note 1) "On" Resistance	5	V03	•	foort.	0.2	0.33	
10	Control Voltage to Switch Current Transconductance		Ashay.	a non	Range	6.4	Junction Tel	A/V
I _{LIM}	Switch Current Limit (Note 2)	Duty Cycle = 50% Duty Cycle = 80%	+125°C	:	4 3.2		8 8	A
ΔI _{IN} ΔI _{SW}	Supply Current Increase During Switch On-Time		3000	01 77 60	(.352.0	25	40	mA/A
f	Switching Frequency	DAST .			50 50	60	70 70	kHz kHz
DC (max)	Maximum Switch Duty Cycle	Walls			85	92	95	%
NOT THE OWNER.	Flyback Sense Delay Time	STATE OF THE STATE				1.5	Contract to Analysis	μs
.hatea sala	Shutdown Mode Supply Current	$3V \le V_{IN} \le V_{MAX}, V_C$	= 0.05V	2011	naere	100	400	μА
STIMU	Shutdown Mode Threshold Voltage	$3V \le V_{IN} \le V_{MAX}$	Elitor		100 50	150	250 300	mV mV


The \bullet denotes the specifications which apply over the full operating temperature range.

Note 1: Measured with V_C in hi clamp, $V_{FB} = 0.8V$.

Note 2: For duty cycles (DC) between 50% and 85%, minimum guaranteed switch current is given by I_{LIM} = 2.67 (2 – DC) for the LT1271.


TYPICAL PERFORMANCE CHARACTERISTICS






TYPICAL APPLICATIONS


Boost Converter (5V to 12V)



Negative to Positive Buck-Boost Converter



Negative Buck Converter





PRELIMINARY LTC1291

Single Chip 12-Bit Data Acquisition System

November 1991

FEATURES

- Built-in Sample and Hold
- Single Supply 5V Operation
- Direct 3 Wire Interface to most MPU Serial Ports and and all MPU Parallel Ports
- Two Channel Analog Multiplexer
- Analog Inputs Common-Mode to Supply Rails

KEY SPECIFICATIONS

Resolution

12 Bits

- Fast Conversion Time
- 12µS Max Over Temp.
- Low Supply Currents

6.0mA

DESCRIPTION


The LTC1291 is a data acquisition system which contains a serial I/O sucessive approximation A/D converter. It uses LTCMOSTM switched capacitor technology to perform a 12-bit unipolar A/D conversion. The input multiplexer can be configured for either single-ended or differential inputs. An on-chip sample and hold is included on the (+) input. When the LTC1291 is idle it can be powered down in applications where low power consumption is desired. All these features are packaged in an 8-pin DIP.

The serial I/O is designed to communicate without external hardware to most MPU serial ports and all MPU parallel I/O ports allowing data to be transmitted over three wires. Given the accuracy, ease of use and small package size this device is well suited for digitizing analog signals in remote applications where minimum number of interconnects and power consumption are important.

LTCMOS is a trademark of Linear Technology

TYPICAL APPLICATION

2-Channel 12-Bit Data Aquisition System



* FOR OVERVOLTAGE PROTECTION LIMIT THE INPUT CURRENT TO 15mA PER PIN OR CLAMP THE INPUTS TO Voc AND GND WITH 1M4148 DIODES. CONVERSION RESULTS ARE NOT VALID WHEN THE SELECTED CHANNEL OR THE OTHER CHANNEL IS OVERVOLTAGED (VIN. GND OR VIN. > Voc).

RBSOLUTE MAXIMUM RATINGS (Notes 1 and 2)

Supply Voltage V _{CC} to GND	12V
Voltage Analog Inputs	-0.3V to V _{CC} +0.3V
Digital Inputs	0.3V to 12V
Digital Outputs	-0.3V to V _{CC} +0.3V
Power Dissipation	500mW
Operating Temperature Range	
LTC1291BC,LTC1291CC,LTC1291D	0°C to 70°C
LTC1291BI, LTC1291CI,LTC1291DI LTC1291BM,LTC1291CM,	140°C to 85°C
LTC1291DM	55°C to 125°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 sec	

PACKAGE/ORDER INFORMATION

	ORDER PART NUMBER	
CS 1 CH0 2 CH1 3 GND 4	8 VCC (VREF) 7 CLK 6 DOUT 5 DIN	LTC1291BMJ LTC1291CMJ LTC1291DMJ LTC1291BIJ
	AGE CERAMICDIP CAGE PLASTIC DIP	LTC1291CIJ LTC1291DIJ LTC1291BIN LTC1291CIN
	Kyto D _{olot} Osta Valid Hab Dolot Hi-Z	LTC1291DIN LTC1291BCN
	X (to D _{OUT} Enableu	LTC1291CCN LTC1291DCN

CONVERTER AND MULTIPLEXER CHARACTERISTICS(Note 3)

FINAL

			The about the	terminal from the first termin	MID SWINN PULLER PARTY.	100
PARAMETER	CONDITIONS		LTC1291B MIN TYP MAX	LTC1291C MIN TYP MAX	MIN TYP MAX	UNITS
OffsetError	(Note4)	•	± 3.0	± 3.0	± 3.0	LSB
Linearity Error (INL)	(Notes 4 and 5)	•	± 0.5	± 0.5	± 0.75	LSB
Gain Error	(Note 4)	•	± 0.5	± 1.0	± 4.0	LSB
Minimum Resolution for Which No Missing Codes are Guaranteed	nostanco grafimaço be	0	12 ₁₀₁	alleid 12	12 Total agents Firm Planta Machine	BITS
Analog and REFInput Range	(Note7)	dirio d	-0.05V to V _{CC} + 0.05V	-0.05V to V _{CC} + 0.05V	-0.05V to V _{CC} +0.05V	V
On Channel Leakage Current (Note 8)	On Channel = 5V Off Channel = 0V	•	±1 sale	±1	± 1	μА
es promova, sepecient at liquats near fall écale. Virja- nde. This means fluit action	On Channel = 0V Off Channel = 5V	•	most potevoje ±1	ensystemetras ± 1	pecs with the apply overthe full or	μА
Off Channel Leakage Current (Note 8)	On Channel = 5V Off Channel = 0V	•	policisarias ±1,0 na bioard, Vinot	ka elomenson ± 103 y	oct.881±gualfoVerdides	μА
datianthechannel selection.	On Channel = 0V Off Channel = 5V	•	# 1 1 and	o group beets: ± 1 stra wirter sinse wit morries	cartly 1 ± x is specified between ourse. The deviation is measure	μА

AC CHARACTERISTICS(Note 3)

FINAL

TF.A	PADEN WINNER WINNER	VST ware commenced			LTC1291 LTC1291 LTC1291	C	Supply No Voitage
SYMBOL	PARAMETER	CONDITIONS	State of	MIN	TYP	MAX	UNITS
FCLK	ClockFrequency	V _{CC} =5V (Note 6)		0.1	(and the second	1.0	MHz
t _{SMPL}	Analog Input Sample Time	See Operating Sequence	(there is		2.5	s apperor scipation	CLK Cycles
t _{CONV}	ConversionTime	See Operating Sequence	MITTE	range C,LTC fz	12	19mp) 186,170	CLK Cycles
t _{CYC}	Total Cycle Time	See Operating Sequence (Note 6)		18 CLK+ 500ns			Cycles
t _{dDO}	Delay Time, CLK↓ to D _{OUT} Data Valid	See Test Circuits	•		160	300	ns
t _{dis}	Delay Time, CS↑ to D _{OUT} Hi-Z	See Test Circuits	•	80/3	80	150	ns
t _{en}	Delay Time, CLK↓ to D _{OUT} Enabled	See Test Circuits	•	ing, 10	80	200	ns
t _{hDI}	Hold Time, D _{IN} after CLK†	V _{CC} =5V (Note 6)		50			ns
thDO	Time Output Data Remains Valid After CLK↓	6	In Light And		130		ns
t _f	D _{OUT} Fall Time	See Test Circuits	•	A CH	65	130	ns
t _r	D _{OUT} RiseTime	See Test Circuits	•		25	50	ns
t _{suDI}	Setup Time, D _{IN} Stable before CLK†	V _{CC} =5V (Note 6)	(6 mi	50	ICIN	9123	ns
t _{su} cs	Setup Time, CS↓ Before CLK↑	V _{CC} =5V (Note 6)		50			ns
twhcs	CS High Time During Conversion	V _{CC} =5V (Note 6)	OUR	500			ns
twlcs	CS Low Time During Data Transfer	V _{CC} = 5V (Note 6)		18			CLK Cycles
CIN	Input Capacitance	Analog Inputs On Channel	5-2014	unit of	100	1.10	pF
NG.	0.7 ± 0.1 ±	Analog Inputs Off Channel		P (DSPI)	5		pF
OHO	2	Digital Inputs			5	TO HOUSE	pF

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: All voltage values are with respect to ground (unless otherwise noted).

Note 3: V_{CC}=5V and CLK=1.0MHz unless otherwise specified. The
indicates specs which apply over the full operating temperature range; all
other limits and typicals T_A=25°C.

Note 4: One LSB is equal to V_{CC} divided by 4096. For example, when V_{CC} =5V, 1LSB=5V/4096=1.22mV.

Note 5: Linearity error is specified between the actual end points of the A/D transfer curve. The deviation is measured from the center of the quantization band.

Note 6: Recommended operating conditions.

Note 7: Two on-chip diodes are tied to each analog input which will conduct for analog voltages one diode drop below GND or one diode drop above V_{CC} . Be careful during testing at low V_{CC} levels (4.5V), as high level analog inputs (5V) can cause this input diode to conduct, especially at elevated temperature, and cause errors for inputs near full scale. This spec allows 50 mV forward bias of either diode. This means that as long as the analog input does not exceed the supply voltage by more than 50 mV, the output code will be correct.

Note 8: Channel leakage current is measured after the channel selection.

DIGITAL AND DC ELECTRICAL CHARACTERISTICS(Note 3) FINAL

respect Signals	nput ofermels are measured whi a inputs have sample and holds	ded mode, all 1 GND, Only the atoms a second	ine A/D conver- en cause of the half to	nsall b aB .(ra		LTC1291 LTC1291 LTC1291	C	and inpu
SYMBOL	PARAMETER	CONDITIO	VS	er fansk	MIN	TYP	MAX	UNITS
V _{IH}	High Level Input Voltage	V _{CC} =5.25	V Just of Selling	•	2.0			V
V _{IL}	LowLevel Input Voltage	V _{CC} =4.75	V New Court I w	•	20 valid	leon	0.8	V
I _{IH}	High Level Input Current	V _{IN} =V _{CC}	and to those out	•	n ann tai	A no	2.5	μА
IIL	LowLevel Input Current	V _{IN} =0V	self in fitte add t	•	mad ad	no hi	- 2.5	μА
V _{OH}	High Level Output Voltage		V, I ₀ = -10μ A V, I ₀ = -360μ A	•	2.4	4.7 4.0	amge ČS	V µA
V _{OL}	Low Level Output Voltage	V _{CC} = 4.75	V, I ₀ = 1.6mA	•	OFF DEATH TEN	The contract of	0.4	V
loz	High Z Output Leakage	V _{OUT} =V _{CC} V _{OUT} =0V,		•		o	3 - 3	μ Α μ Α
ISOURCE	Output Source Current	V _{OUT} =0V	and self clai he	loolb e	brow si	-20	tural 1891	mA
I _{SINK}	Output Sink Current	V _{OUT} =V _{CC}	ship solect goes	rettall	Tine elac	20	the daing	mA
Icc	Positive Supply Current	CSHigh	Forther inputs	•	open need	6	12	mA
BEM tol	rinar (mear)	CSHigh Power Shutdown	LTC1291BC,LTC1291CC, LTC1291DC,LTC1291BI, LTC1291CI,LTC1291DI	•	zwellot	5	10	μΑ
BOIL TOO	cal one, date will appear on the I	CLKOff	LTC1291BM,LTC1291CM, LTC1291DM	•	MSS I	5	15	μА


PIN FUNCTIONS

#	PIN	FUNCTION	DESCRIPTION
1	CS	Chip Select Input	A logic low on this input enables the LTC1291.
2,3	CH0,CH1	Analog Inputs	These inputs must be free of noise with respect to GND.
4	GND	Analog Ground	GND should be tied directly to an analog ground plane.
5	D _{IN}	Digital Data Input	The multiplexer address is shifted into this input.
6	D _{OUT}	Digital Data Output	The A/D conversion result is shifted out of this output.
7	CLK	Shift Clock	This clock synchronizes the serial data transfer.
8	V _{CC} (V _{REF})	Positive Supply and and Reference Voltage	This pin provides power and defines the span of the A/D converter. This supply must be kept free of noise and ripple by bypassing directly to the analog ground plane.

APPLICATIONS INFORMATION

SERIAL INTERFACE

The LTC1291 communicates with microprocessors and other external circuitry via a synchronous, half duplex, four wire serial interface (see Operating Sequence). The clock (CLK) synchronizes the data transfer with each bit being transmitted on the falling CLK edge and captured on the rising CLK edge in both transmitting and receiving systems.




13



The input data is first received and then the A/D conversion result is transmitted (half duplex). Because of the half duplex operation D_{IN} and D_{OUT} may be tied together allowing transmission over just 3 wires: $\overline{\text{CS}}$, CLK and DATA ($D_{\text{IN}}/D_{\text{OUT}}$). Data transfer is initiated by a falling chip select ($\overline{\text{CS}}$) signal. After $\overline{\text{CS}}$ falls the LTC1291 and starts the conversion. After one null bit, the result of the conversion is output on the D_{OUT} line. At the end of the data exchange $\overline{\text{CS}}$ should be brought high. This resets the LTC1291 in preparation for the next data exchange.

INPUT DATA WORD

The LTC1291 four bit data word is clocked into the D_{IN} input on the rising edge of the clock after chip select goes low and the start bit has been recognized. Further inputs on the D_{IN} pin are then ignored until the next \overline{CS} cycle. The input word is defined as follows:



START BIT

The first "logical one" clocked into the D_{IN} input after \overline{CS} goes low is the start bit. The start bit initiates the data transfer and all leading zeroes which precede this logical one will be ignored. After the start bit is received the remaining bits of the input word will be clocked in. Further inputs on the D_{IN} pin are then ignored until the next \overline{CS} cycle.

MUX ADDRESS

The bits of the input word following the START BIT assign the MUX configuration for the requested conversion. For a given channel selection, the converter will measure the voltage between the two channels indicated by the + and - signs in the selected row of the following table. In single ended mode, all input channels are measured with respect to GND. Only the + inputs have sample and holds. Signals applied at the -inputs must not change more than the required accuracy during the conversion.

MULTIPLEXER CHANNEL SELECTION

MUX AD	DRESS	CHAN	CHANNEL #			
SGL/ DIFF	ODD/ SIGN	0	10	ove i		
1	0	***	tuated	10.T		
1	1	BIDES	+	no.		
0	0	+	-			
0	1	#157	UO+011	osteo		


MSB FIRST/LSB FIRST (MSBF)

The output data of the LTC1291 is programmed for MSB first or LSB first sequence using the MSBF bit. When the MSBF bit is a logical one, data will appear on the D_{OUT} line in MSB first format. Logical zeroos will be filled in indefinitely following the last data bit to accommodate longer word lengths required by some microprocessors. When the MSBF bit is a logical zero, LSB first data will follow the normal MSB first data on the D_{OUT} line (See operating sequence).


POWER SHUTDOWN

The power shutdown feature of the LTC1291 is activated by making the PS bit a logical zero. If \overline{CS} remains low after the PS bit has been received, a 12-bit D_{OUT} word with all logical ones will be shifted out followed by logical zeroes till \overline{CS} goes high. Then the D_{OUT} line will go into its high impedance state. The LTC1291 will remain in the shutdown mode tell the next \overline{CS} cycle. There is no warm up or wait period required after coming out of the power shutdown cycle so a conversion can commence after \overline{CS} goes low (See power shutdown operating sequence).

Operating Sequence (Example: Differential Inputs (CHO+, CH1-))



Power Shutdown Operating Sequence (Example: Differential Inputs (CHO+,CH1-) and MSB First Data)



 $^{^{\}star}$ Stopping the clock will help reduce power consumption $\overline{\text{CS}}$ can be brought high once DIN has been clocked in



PRELIMINARY LT 1330

5V RS232 Transceiver with 3V Logic Interface and One Receiver Active in SHUTDOWN

June, 1992

FEATURES

- 3V Logic Interface
- ESD Protection over ±10kV
- Uses Small Capacitors (0.1μF, 0.2μF, 1.0μF)
- One Low Power Receiver Remains Active while in SHUTDOWN
- Pin Compatible with LT1137 and LT1237
- Operates to 120kbaud
- CMOS Comparable Low Power: 30mW
- Easy PC Layout Flow Through Architecture
- Rugged Bipolar Design
- Outputs Assume a High Impedance State When Off or Powered Down
- Absolutely No Latchup
- 60µA Supply Current in SHUTDOWN
- Available in SO Package

APPLICATIONS

- Notebook Computers
- Palmtop Computers

DESCRIPTION

The LT1330 is a three driver, five receiver RS232 transceiver with low supply current. Designed to interface with new 3V logic, the LT1330 operates with both a +5V power supply and a 3V logic power supply. The chip may be shut down to micropower operation with one receiver remaining active to monitor RS232 inputs such as ring detect from a modem.

The LT1330 is fully compliant with all EIA RS232 specifications. Additionally, the RS232 line input and output pins are resilient to multiple +/-10kV ESD strikes. This eliminates the need for costly transorbs on line pins for the RS232 part.


The LT1330 operates to 120 kilobaud even while driving high capacitive loads. During shutdown, driver and receiver outputs are at a high impedance state allowing devices to be paralleled.

Typical Application LT1330 25 DRIVER 1 IN 24 RX 1 OUT RX 2 OUT RX 3 OUT 20 RX 4 OUT RX 3IN S 19 DRIVER 3 IN RX 4 IN 10 RX 5 OUT(LOW-Q) DRIVER 3 OUT 11 RING DETECT IN RX 5 IN (LOW-Q) 12 17 GND μ CONTROLLER OF DRIVER DISABLE ON/OFF μ PROCESSOR 15 SHUTDOWN CONTROL OUT

ABSOLUTE MAXIMUM RATINGS

(Note 1) Supply Voltage (Vcc)	6V
Cumby Voltage (VCC)	61/
Supply Voltage (+3 Vin)	
V+	+13.2V
V	13.2V
Input Voltage	
Driver	V+ to V-
Receiver	+30V to -30V
Output Voltage	
Driver	-55°C to 125°C
Receiver	0°C to 70°C
Short Circuit Duration	
V+	30s
V	30s
Driver Output	Indefinite
Receiver Output	Indefinite
Operating Temperature Range	
LT1330I	-40°C to 85°C
LT1330C	0°C to 70°C
Storage Temperature Range	
Lead Temperature (Soldering, 10 sec.)	300°C

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS (Note 2)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Power Supply Generator	mortenitoulty legime?			Portal.		
V+Output				8.6		V
V-Output	V et State			- 7.0		V
Supply Current (V _{CC})	(Note3)	0.1		6	9	mA
Supply Current (+3V)	(Note 4)			0.1	1	mA
Supply Current when OFF (V _{CC})	SHUTDOWN (Note 5) DRIVERDISABLE	•		0.06	0.150	mA mA
Supply Rise Time SHUTDOWN to Turn On	C1=C2=0.2uF C+=1.0µF,C-=0.1µF			2 0.2		ms ms
ON/OFF Pin Thresholds	InputLowLevel (Device SHUTDOWN) InputHigh Level (Device Enabled)	•	2.0	1.4 1.4	0.8	V
ON/OFFPin Current	0V ≤V _{ON/OFF} ≤5V	•	- 15		80	μА
Driver Disable PinThresholds	InputLowLevel (Drivers Enabled) InputHighLevel (Drivers Disabled)	•	2.0	1.4 1.4	0.8	V
DRIVERDISABLEPinCurrent	OV ≤ V _{DRIVER DISABLE} ≤ 5V	•	- 10		500	μА

ELECTRICAL CHARACTERISTICS (Note 2)

PARAMETER MANAGEMENT AL EVIDANO SEL	CONDITIONS		MIN	TYP	MAX	UNITS
Any Driver, wood and back asp studiud and no	eag seeded and circular	40	a land and	a vileyer	aine I	Constitution
Output Voltage Swing	Load = 3k to GND Positive Negative	•	5.0 - 5.0	7.3 - 6.5	gni VE+	V
Logic Input Voltage Level	Input Low Level (V _{OUT} =High) Input High Level (V _{OUT} =Low)		2.0	1.4 1.4	0.8	V
Logic Input Current	0.8V ≤V _{IN} ≤ 2.0V	•		5	20	μА
Output Short Circuit Current	V _{OUT} = 0V	STO	io sidita	17	SOMOVE	1 mA
Output Leakage Current	SHUTDOWN Vout = ±30V (Note 5)	•	SMI AIL	10	100	μА
Slew Rate Management selon 10f elect	R _L =3k, C _L =51pF R _L =3k, C _L =2500pF	esto.	4	15 15	30	V/μs V/μs
Propagation Delay	Output Transition t _{HL} High to Low (Note 6) Output Transition t _{LH} Low to High	100	temate	0.6 0.5	1.3 1.3	μS μS
Any Receiver	and the sum and sum and and and	HILL	ilgel A.,	SISAHO	ZEZEH I	as ornug
Input Voltage Thresholds	InputLowThreshold (V _{OUT} =High) InputHighThreshold (V _{OUT} =Low)	nain	8.0	1.3 1.7	2.4	V
Hysteresis Hysteresis	g a legic low level or vec with it		0.1	0.4	1.0	TO MENCY
Input Resistance	Pauran wor		3	5	7	kΩ
Ouput Leakage Current	SHUTDOWN (Note) 0 ≤ V _{OUT} ≤ V _{CC}	•	all ha	ento v	10	μА
Receivers 1 Through 4	about MWOO of ball 340 to 0	office	saco en	sinte li	mates a	2011met
Output Voltage	Output Low, I _{OUT} = -1.6mA Output High, I _{OUT} = 160µA (Pin 14 = 3V)	•	2.7	0.2 2.9	0.4	V
Output Short Circuit Current	Sinking Current, V _{OUT} = V _{CC} Sourcing Current, V _{OUT} = 0V		- 10 10	- 20 20	seng ed	mA mA
Propagation Delay	Output Transition t _{HL} High to Low (Note 7) Output Transition t _{LH} Low to High	(2)-, Inen	of V	250 350	600 600	nS nS
Receiver 5 (LOW Q-CURRENT RX)	ensuals salt to at	95	psegn	erif ale	uit vines	le anither
Output Voltage	Output Low, I _{OUT} = -500μA Output High, I _{OUT} = 160μA (Pin 14 = 3V)	•	2.7	0.2 2.9	0.4	V
Output Short Circuit Current	Sinking Current, V _{OUT} = Vcc Sourcing Current, V _{OUT} = 0V	aga)	- 2 2	- 4 4	i24;B2± nol capat	mA mA
Propagation Delay	Output Transition t _{HL} High to Low (Note 7) Output Transition t _{LH} Low to High	96 ne		1.0	3	μS μS

The ullet denotes specifications which apply over the operating temperature range. (0 °C \leq T_A \leq 70° C for commercial grade, -40°C \leq T_A \leq 85°C for industrial grade, and -55°C \leq T_A \leq 125°C for military grade.)

Note 1: Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.

Note 2: Testing done at $V_{CC} = 5V$ and $V_{ON/OFF} = 3V$.

Note 3: Supply current is measured as the average over sever charge pump burst cycles. C+=1.0µF, C-=0.1µF, C1=C2=0.2µF. All outputs are open, with all driver inputs tied high.

Note 4: +3V supply current is measured with all receiver outputs low.

Note 5: Supply current measurements in SHUTDOWN are performed with $V_{ON/OFF} \leq 0.1V$. Supply current measurements using DRIVER DISABLE are performed with $V_{DRIVER\,DISABLE} \geq 3V$.

Note 6:For driver delay measurements, $R_L = 3k$ and $C_L = 51$ pF. Trigger points are set between the driver's input logic threshold and the output transition to the zero crossing. ($t_{HL} = 1.4V$ to 0V and $t_{LH} = 1.4V$ to 0V)

Note 7:For receiver delay measurements, C_L = 51pF. Trigger points are set between the receiver's input logic threshold and the output transition to standard TTL/CMOS logic threshold. (t_{HL} = 1.3V to 2.4V and t_{LH} = 1.7V to 0.8V)

13

PIN FUNCTIONS

V_{CC}: +5V Input supply pin. This pin should be decoupled with a 0.1uF ceramic capacitor.

+3V Input: Logic supply pin for all RS232 receivers. Like V_{CC} , the +3V input should be decoupled with a $0.1\mu F$ ceramic capacitor. May also be connected to +5V.

GND: Ground Pin.

On/Off: TTL/CMOS compatible operating mode control. A logic low puts the device in the low power SHUTDOWN mode with all drivers and four receivers in a high impedance state. A logic high fully enables the transceiver.

DRIVER DISABLE: An alternate control for the charge pump and RS232 drivers. A logic high on this pin shuts down the charge pump and places all drivers in a high impedance state. All receivers remain active under these conditions. Floating the pin or forcing a logic low level fully enables the transceiver.

V+: Positive supply output. V+ \sim 2V_{CC} - 1.5V. This pin requires an external storage capacitor, C ≥1.0 μ F, tied to ground or +5V. Larger value capacitors may be used to reduce supply ripple. The ratio of the capacitors on V+ and V- should be greater than 5 to 1.

V-: Negative supply output. V- $_{\approx}$ -(2V_{CC}-2.5V). This pin requires an external storage capacitor, C $_{\geq}$ 0.1 $\mu F.$ To reduce supply ripple, increase the size of the storage capacitor.

C1+;C1-;C2+;C2-: Commutating capacitor inputs require two external capacitors, $C \ge 0.2\mu F$. One from C1+ to C1- and another from C2+ to C2-. The capacitor's effective series resistance should be less than 2Ω . For $C \ge 1\mu F$, low ESR tantalum capacitors work well, although ceramic capacitors may be used with a minimal reduction in charge pump compliance.

DRIVER IN: RS232 driver input pins. These inputs are TTL/ CMOS compatible. Unused inputs should be connected to V_{CC} .

DRIVER OUT: Driver outputs at RS232 voltage levels. Outputs are in a high impedance state when in SHUT-DOWN mode, $V_{CC} = 0V$, or when the driver disable pin is active. Outputs are fully short circuit protected for Vout


from V- + 30V to V+ - 30V. Higher voltages will not damage the device if the overdrive is moderately current limited. Short circuits on one output can load the power supply generator and may disrupt the signal levels of the other outputs. The driver outputs are protected against ESD to ± 10 kV for human body model discharges.

RX IN: Receiver inputs. These pins accept RS232 level signals ($\pm 30V$) into a protected $5k\Omega$ terminating resistor. The receiver inputs are protected against ESD to $\pm 10kV$ for human body model discharges. Each receiver provides 0.4V of hysteresis for noise immunity.

RX OUT: Receiver outputs with TTL/CMOS voltage levels. Outputs are in a high impedance stage when in SHUT-DOWN mode to allow data line sharing. Outputs, including LOW-Q RXOUT, are fully short circuit protected to ground or Vcc with the power on, off, or in SHUTDOWN mode.

LOW Q-CURRENT RX IN: Low power receiver input. This special receiver remains active when the part is in SHUT-DOWN mode, consuming typically $60\mu A$. This receiver has the same input and protection characteristics as the other receivers.

LOW Q-CURRENT RX OUT: Low power receiver output. This pin produces the same TTL/CMOS output voltage levels with slightly decreased speed and drive current.







Differential Bus Transceiver

September 1991

FEATURES

- Low Power : Icc=2.5mA typ.
- Designed for RS485 or RS422 applications.
- Single +5V supply.
- -7V to +12V bus common mode range permits ±7V ground difference between devices on the bus.
- Thermal shutdown protection.
- Power up/down glitch free driver outputs permit live insertion or removal of package.
- Driver maintains high impedance in Three-state or with the power off.
- Combined impedance of a driver output and receiver allows up to 32 transceivers on the bus.
- 70 mV typical input hysteresis.
- 28 nS typical driver propagation delays with 5 nS skew.
- Pin compatiable with the SN75176A and DS75176A.

APPLICATIONS

- Low Power RS485/RS422 Transceiver
- Level translator

DESCRIPTION

The LTC1485 is a low power differential bus/line transceiver designed for multipoint data transmission standard RS485 applications with extended common mode range (+12V to -7V). It also meets the requirements of RS422.


The CMOS design offers significant power savings over its bipolar counterpart without sacrificing ruggedness against overload or ESD damage.

The driver and receiver feature three-state outputs, with the driver outputs maintaining high impedance over the entire common mode range. Excessive power dissipation caused by bus contention or faults is prevented by a thermal shutdown circuit which forces the driver outputs into a high impedance state.

The receiver has a fail safe feature which guarantees a high output state when the inputs are left open.


Both AC and DC specifications are guaranteed from 0°C to 70°C and 4.75V to 5.25V supply voltage range.

TYPICAL APPLICATION



ABSOLUTE MAXIMUM RATINGS PACKAGE/ORDER INFORMATION

(Note1)	
Supply Voltage (Vcc)	12V
Control Input Voltages	0.5V to Vcc+0.5V
Control Input Currents	50mA to 50mA
Driver Input Voltages	0.5V to Vcc+0.5V
Driver Input Currents	
Driver Output Voltages	
Receiver Input Voltages	
Receiver Output Voltages	0.5V to Vcc+0.5V



DC ELECTRICAL CHARACTERISTICS $V_{CC} = 5V \pm 5\%$, $0^{\circ}C \le T_{emp.} \le 70^{\circ}C$ (Note 2 &3)

SYMBOL	PARAMETER TO THE PARAME	CONDITIONS		MIN	TYP	MAX	UNITS
Vod1	Differential Driver Output Voltage (unloaded)	lo = 0	at of package. nce in	rument i sbegmi	s high o	5	V
animotico	Differential Driver Output	$R = 50 \Omega$; (RS4)	22)	2	with th	no erate	-091(17 V
Vod2	Voltage (with load)	R = 27 Ω ; (RS 4	35); Figure1	1.5	EDILEDS	5	OFFICE V
∆Vod	Change in Magnitude of Driver Differential Output Voltage for Complementary Output States	to lavo b nawoq evera al		esteres	nt tugo	0.2	Am OZ A
Voc	Driver Common Mode Output Voltage	$R = 27 \Omega$ or $R =$ Figure 1		ropagal		3	Sa as v
∆IVocI	Change in Magnitude of Driver Common Mode Output Voltage for Complementary Output States	per soft or dold s		HQ SIII	TIPIN SI	0.2	A DELE
Vih College	Input High Voltage	IA stoß		2.0	CMC	11112	V
VII SUMBER	Input Low Voltage	DI, DE, REB		or ooks	on de s	0.8	V
lin1	Inout Current					±2	μА
lin2	Input Current (A, B)	Vcc=0 or 5.25V	Vin = 12V			+1.0	mA
		VCC-0 01 3.23V	Vin = -7V			-0.8	mA
Vth	Differential Input Threshold Voltage for Receiver	-7V ≤ Vcm ≤ 12V		-0.2	Hoo	+0.2	V
∆Vth	Receiver Input Hysteresis	Vcm = 0V			70		mV
Voh	Receiver Output High Voltage	Io=-4mA, Vid=+0.	2V	3.5			V
Vol	Receiver Output Low Voltage	lo=+4mA, Vid=-0.	2V			0.4	V
lozr	Three-State Output Current at Receiver	Vcc = Max. 0.4V ≤ Vo ≤2.4V		لتحو		±1	μА
	2001	No Load;	Outputs Enabled	E Ham	2.7	- 701	mA
Icc	Supply Current	DI=GND or Vcc	Outputs Disabled	-000	2.5	Mary R	mA
Rin	Receiver Input Resistance	-7 V ≤ Vcm ≤ +12	v	12			KΩ
losd1	Driver Short-Circuit Current, Vout=high	-7 V ≤ V0 ≤ +12 \		E8071 3E	PH	250	mA
losd2	Driver Short-Circuit Current, Vout=low	-7 V ≤ V0 ≤ +12 V		7		250	mA
losr	Receiver Short-Circuit Current	0 V ≤ V0 ≤ Vcc		7	ENTOT 3	85	mA
loz	Driver Tri-State Output Current	Vo = -7V to 12V				±100	μА

SWITCHING CHARACTERISTICS Vcc = 5V ± 5%, 0°C ≤ Temp. ≤ 70°C (Note 2 &3)

SYMBOL	PARAMETER	CONDITIONS	MIN TYP MAX	UNITS
t _{PLH}	Driver Input to Output		28	nS
t _{PHL}	Driver Input to Output	Rdiff = 54Ω	28 OA	nS
t _{SKEW}	Driver Output to Output	C _{L1} = C _{L2} = 100pF (Figures 2&5)	5	nS
tr, tf	Driver Rise or Fall Time	ecelver outgut enable. A low event to a	20	nS
t _{ZH}	Driver Enable to Output High	C _L = 100 pF (Figures 4&6) S2 closed	40	nS
tz	Driver Enable to Output Low	C _L = 100 pF (Figures 4&6) S1 closed	40	nS
t _{LZ}	Driver Disable Time from Low	C _L = 15 pF (Figures 4&6) S1 closed	40	nS
t _{HZ}	Driver Disable Time from High	C _L = 15 pF (Figures 4&6) S2 closed	40	nS
t _{PLH}	Receiver Input to Output	Rdiff = 54Ω	25	nS
t _{PHL}	Receiver Input to Output	C _{L1} = C _{L2} = 100pF	25 (1/12)	nS
t _{SKD}	t _{PLH} - t _{PHL} Differential Receiver Skew	(Figures 2&7)	13	nS
t _{zı}	Receiver Enable to Output Low	C _L = 15pF (Figures 3&8) S1 closed	20	nS
t _{ZH}	Receiver Enable to Output High	C L = 15pF (Figures 3&8) S2 closed	20	nS
t _{LZ}	Receiver Disable from Low	C L = 15pF (Figures 3&8) S1 closed	20	nS
t _{HZ}	Receiver Disable from High	C _L = 15pF (Figures 3&8) S2 closed	20	nS

Note 1: "Absolute Maximum Ratings" are those beyond which the safety of the device cannot be guaranteed.

Note 2: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.

Note 3: All typicals are given for Vcc = 5 V and Temp. = 25 °C.

PIN FUNCTIONS OF E-UNITED TO A STATE OF THE PINCE OF THE

PIN#	NAME	DESCRIPTION		
1	RO	Receiver output. If the receiver output is A>B by 200mV, R will be high. If A < B to	enabled (REB low), then if by 200mV, then R will be low.	
		CFRount 2ASI	Driver Output to Origin	
2	REB	Receiver output enable. A low enables t input forces the receiver output into a hi		
an-		C _ = 100 pF (Figures 43/6) SP closed	Driver Enable to Output High	165
3	DE	Driver outputs enable. A high on DE ena A low input will force the driver outputs		В.
àn .		C (= 15 pr (Figures (A6) S1 closed	Driver Dischle Time from Low	
4	DI	Driver input. If the driver ouputs are e D forces the driver outputs A low and		
		high and B low.		
5	GND	Ground Connection.		
6	Α	Driver output / Receiver input.		
7	В	Driver output / Receiver input.		
8	Vcc	Positive supply; $4.75V \le Vcc \le 5.25V$		
		C _ = 15pR (Figures 368) S1 closed		

TEST CIRCUITS




Figure 1. Driver DC Test Load




Figure 3. Receiver Timing Test Load




Figure 4. Driver Timing Test Load

SWITCHING TIME WAVEFORMS




Figure 5. Driver Propagation Delays




Figure 6. Driver Enable and Disable Times

SWITCHING TIME WAVEFORMS




Figure 7. Receiver Propagation Delays




Figure 8. Receiver Enable and Disable Times

TYPICAL APPLICATION

A typical connection of the LTC1485 is shown in Figure 1. Two twisted pair wires connect up to 32 driver/receiver pairs for half duplex data transmission. There are no restrictions on where the chips are connected to the wires, and it isn't necessary to have the chips connected at the ends . However, the wires must be terminated only at the ends with a resistor equal to their characteristic impedance, typically 120 Ω . The input impedance of a receiver is typically 20 $k\Omega$ to GND, or 0.6 unit RS-485 load, so in practice 50 to 60 transceivers can be connected to the same wires. The optional shields around the twisted pair help reduce unwanted noise, and are connected to GND at one end.

THERMAL SHUTDOWN

The LTC1485 has a thermal shutdown feature which protects the part from excessive power dissipation. If the outputs of the driver are accidently shorted to a power supply or low impedance source, up to 250 mA can flow through the part. The thermal shutdown circuit disables the driver outputs when the internal temperature reaches

150 C and turns them back on when the temperature cools to 130 C. If the outputs of two or more LTC1485 drivers are shorted directly, the driver outputs can not supply enough current to activate the thermal shutdown. Thus, the thermal shutdown circuit will not prevent contention faults when two drivers are active on the bus at the same time.

CABLES AND DATA RATE

The transmission line of choice for RS-485 applications is a twisted pair. There are coaxial cables (twinaxial) made for this purpose that contain straight pairs, but these are less flexible, more bulky, and more costly than twisted pairs. Many cable manufacturers offer a broad range of 120 Ω cables designed for RS-485 applications.

Losses in a transmission line are a complex combination of DC conductor loss, AC losses (skin effect), leakage, and AC losses in the dielectric. In good polyethylene cables such as the Belden 9841, the conductor losses and dielectric losses are of the same order of magnitude, leading to relatively low over all loss (Figure 2).




Figure 1. Typical Connection




Figure 2 Attenuation - vs - Frequency For Belden 9481

When using low loss cables, Figure 3 can be used as a guideline for choosing the maximum line length for a given data rate. With lower quality PVC cables, the dielectric loss factor can be 1000 times worse. PVC twisted pairs have terrible losses at high data rates (> 100 kbs), and greatly reduce the maximum cable length. At low data rates however, they are acceptable and much more economical.




Figure 3 Cable Length - vs - Data Rate

CABLE TERMINATION

The proper termination of the cable is very important. If the cable is not terminated with it's characteristic impedance, distorted waveforms will result. In severe cases, distorted (false) data and nulls will occur. A quick look at the output of the driver will tell how well the cable is terminated. It is best to look at a driver connected to the end of the cable, since this eliminates the possibility of getting reflections from two directions. Simply look at the driver output while transmitting square wave data. If the cable is terminated properly, the waveform will look like a square wave (Figure 4).




Figure 4 Termination Effects

If the cable is loaded excessively (47 Ω), the signalinitially sees the surge impedance of the cable and jumps to an initial amplitude. The signal travels down the cable and is reflected back out of phase because of the mistermination. When the reflected signal returns to the driver, the amplitude will be lowered. The width of the

13

pedestal is equal to twice the electrical length of the cable (about 1.5 ns / foot) . If the cable is lightly loaded (470 Ω), the signal reflects in phase and increases the amplitude at the driver output. An input frequency of 30 kHz is adequate for tests out to 4000 ft. of cable.

AC CABLE TERMINATION

Cable termination resistors are necessary to prevent unwanted reflections, but they consume power. The typical differential output voltage of the driver is $2\,V$ when the cable is terminated with two $120\,\Omega$ resistors, causing 33 mA of DC current to flow in the cable when no data is being sent. This DC current is about 10 times greater than the supply current of the LTC1485. One way to eliminate the unwanted current is by AC coupling the termination resistors as shown in Figure 5.




Figure 5 AC Coupled Termination

The coupling capacitor must allow high-frequency energy to flow to the termination, but block DC and low frequencies. The dividing line between high and low frequency depends on the length of the cable. The coupling capacitor must pass frequencies above the point where the line represents an electrical one-tenth wavelength. The value of the coupling capacitor should therefore be set at 16.3 pF per foot of cable length for $120~\Omega$ cables. With the coupling capacitors in place, power is consumed only on the signal edges, and not when the driver output is idling at a 1 or 0 state. A 100 nF capacitor is adequate for lines up to 4000 $^{\circ}$ in length. Be aware that the power savings start to decrease once the data rate surpasses $~1/(120~\Omega$ x C).

RECEIVER OPEN-CIRCUIT FAIL-SAFE

Some data encoding schemes require that the output of the receiver maintains a known state (usually a logic 1)

when the data is finished transmitting and all drivers on the line are forced into tri-state. The receiver of the LTC1485 has a fail-safe feature which guarantees the output to be in a logic 1 state when the receiver inputs are left floating (open-circuit). However, when the cable is terminated with 120 Ω , the differential inputs to the receiver are shorted together, not left floating. Because the receiver has about 70 mV of hysteresis, the receiver output will maintain the last data bit received.

If the receiver output must be forced to a known state, the circuits of Figure. 6 can be used.




Figure 6. Forcing '0' When All Drivers Are Off

The termination resistors are used to generate a DC bias which forces the receiver output to a known state, in this case a logic 0. The first method consumes about 208 mW and the second about 8 mW. The lowest power solution is to use an AC termination with a pull-up resistor. Simply swap the receiver inputs for data protocols ending in logic 1.

FAULT PROTECTION

All of LTC's RS-485 products are protected against ESD transients up to 2 kV using the human body model (100 pF,1.5 kΩ). However, some applications need more protection. The best protection method is to connect a bidirectional TransZorb from each line side pin to ground (Figure 7).

A TransZorb is a silicon transient voltage suppressor that has exceptional surge handling capabilities, fast response time, and low series resistance. They are available from General Semiconductor Industries and come in a variety of breakdown voltages and prices. Be sure to pick a breakdown voltage higher than the common mode voltage required for your application (typically 12 V). Also. don't forget to check how much the added parasitic capacitance will load down the bus.




Figure 7. ESD Protection With TransZorbs

TYPICAL APPLICATIONS

RS-232 Receiver RS-232 To RS-485 Level Translator With Hysteresis R = 220 kΩ RS-232 In RECEIVER RS-232 In

Hysteresis = $10 \text{ k}\Omega * | \text{Vy - Vz} | / R \approx 19 \text{ k} / R$

₹ 120 Ω

13



The termination resistors are used to generate a DC bias which forces the receiver output to a known state, in this case at agic 0. The first method consumes about 208 mW and the second about 8 mW. The lowest power solution is to use an AC termination with a pull-up resistor. Simply swap the receiver inputs for data protocols anding in locic 1.

HALLET PROTECTION

All of LTC's RS-485 products are protected against ESD transients up to 2 kV using the human body model (100 pF,1.5 kc2). However, some applications need more protection. The best protection method is to connect a bidirectional FransZorb from each line side pin to ground (Figure 7).

Figure 7 ESD Probedied With TruckZorits

TYPICAL REPUCATIONS

Weissoff SSS-2R

RS-282 Po RS-495 Lovel Translator With Restaurants

Statistical Addition of 1 South automated

SECTION 14—PACKAGE DIMENSIONS

14





SECTION 14 - PACKAGE DIMENSIONS

INDEX	
PACKAGE CROSS REFERENCE	14-3
PACKAGE DIMENSIONS	14-5



PACKAGE CROSS REFERENCE TECHNOLOGY

		LTC	NSC	SIG	MOT	TI	SG	RAYTH	PMI	MIXAM
	Plastic DIP 8 Lead	N-8	N N-8	N	P1	Р	М	P, NB	Р	PA
(man)	Plastic DIP 14, 16, 18, 20, 24, and 28 Lead	N	N N-14	N	P2	N NE NG	N	P, N	Р	PD, PE, PN, PP, PG, F
	TO-220 3 Lead	Т	T	-	Т	KC	Р	_	-	AR
(Optional)	TO-220 5 Lead	Т	0 T	-	8-	KV	Р	ted to	-	- m
	- 0	1 0	To the	3/5	8 1			Pagaga 1		
	TO-220 7 Lead	Υ		-			- 0		15	-
7	0	0	0.4	THE .	8	0.00	de se	S pringle		, au
	Plastic DD 3 Lead	М	-	-	- 1	-	-	-	V	(5 —) (1999)
2 ABB			H-	W	W		98018	limulation		
	Plastic DD 5 Lead	Q	-	-	-	-		-	-	
S HERRE					18			TO 708		
	Plastic DD 7 Lead	R	-	-	-	-	-	-		Ti
S BUBBBB	181 08 07	361	3/4	UN.	TO I			99NH0	MAISTRIC	99
	Side Brazed Hermetic DIP 8 Lead	D-8	D	11	L	-	-	-	_	DA
	Side Brazed Hermetic DIP 14, 16, 18 and 20 Lead	D	D	1	L	-	-	-	YB QB XB	DD, DE, DN, DP
	TO-92 3 Lead	Z	Z	-	Р	LP	-	-		ZR
11-11 (i)	T0-5, T0-39, T0-96, T0-99, T0-100 and T0-101	Н	Н	_	G H	-	Т	T H	H J K	VR, TA, TB
	Ceramic DIP 8 Lead	J-8	J J-8	F	U	JG	Y	DE	Z	JA
	Ceramic DIP 14, 16, 18, 20, 24, and 28 Lead	J	J J-14	F	L	J	J	DB DC J	Y Q X	JD, JE, JN, JP, JG, JI

14




PACKAGE CROSS REFERENCE

		LTC	NSC	SIG	MOT	TI	SG	RAYTH	PMI	MAXIM
	TO-3 (Steel) 2 Lead	К	K Steel	20 T	К	17-1	К	-	1	KR
	(Aluminum)	-	К	19-27	К	7	-	-	-	KR
	T0-3	K	К	088	513	KJ	K	-	-	_
	4 Lead	19	M.	N 8-V	8+11		1	Calife Di		
₽ ₩₩ €	T0-46 2, 3, 4 Lead	Н	Н	-	-	-	Т	-		u <u>z</u>
	TO -52 3 Lead	59	И	N-M	W		46.1	Pant I	925	SR
	TO-3P	Р	_	-	_	_	_	_	-	_
	3 Lead							10-220 3 Last		
8888	Plastic SO 8 Lead	S-8	М	D	D	D	-	052 -0 1 ber1 c	f ac atul A	SA
BRRRR 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	Plastic SO	S	M	D	D	D	_	-	_	SD
	14, 16 Lead	-		in .	Y			082-01 860.77		SE
	Plastic SOL 16, 18, 20, 24, 28 Lead	S	М	D	D	D	-	-	- 1	WE, WN, WP, WF,
					10			Pustic Di 3 Laud	F	WG, WI
	10 Lead Cerpac	W	W	Н	F	W	F	-	RC	
					9			Pasto D.		
	SOT-223 3 Lead	ST	-	-	-	-	-	-	- 1	-
	O Louid				Я			Plastic El		
PROPRIETARY DEVICE PREFIXES		LT LTC	LF LP LH MF LM	NE SE	MC	TL	SG	RM RC	OP REF CMP	MAX




PACKAGE DIMENSIONS


D Package 8-Lead Sidebrazed




D Package




D Package 16-Lead Sidebrazed



D Package 18-Lead Sidebrazed






H Package H Package 4-Lead TO-39 Metal Can 3-Lead TO-39 Metal Can 0.350 - 0.370 (8.890 - 9.398) DIA 0.305 - 0.3350.305 - 0.3350.165 - 0.195 0.050 (1.270) MAX (7.747 – 8.509) DIA (7.747 – 8.509 DIA (4.191 - 4.953)(1.270 MAX 0.500 (0.406 - 0.483) DIA 3 LEADS* $\frac{0.016 - 0.019}{(0.406 - 0.483)}$ DIA 3 LEADS* $\frac{0.029 - 0.040}{(0.737 - 1.016)}$ (0.737 - 1.016) $\frac{0.028 - 0.034}{(0.711 - 0.864)}$ $\frac{0.028 - 0.034}{(0.711 - 0.864)}$

H Package H Package H Package 2-Lead and 3-Lead TO-46 Metal Can 4-Lead TO-46 Metal Can 3-Lead TO-52 Metal Can $\frac{0.209 - 0.219}{(5.309 - 5.563)}$ $\frac{0.209 - 0.219}{(5.309 - 5.537)}$ $\frac{0.209 - 0.230}{(5.309 - 5.842)}$ $\frac{0.178 - 0.195}{(4.521 - 4.953)}$ $\frac{0.178 - 0.195}{(4.521 - 4.953)}$ 0.115-0.150 (2.921-3.810) 0.085 - 0.1050.500 (0.381) (12.70) (0.381) 0.015 (0.381) MAX (2.161 - 2.669)(2.159 - 2.667)0.015 (0.381) MAX 0.025 0.030 0.016 - 0.019 0.025 0.016-0.019 (0.406 - 0.483) DIA* (0.406 - 0.483) DIA* 0.100 (2.540) TYP 0.050 9 FOR 3-LEAD PACKAGE ONLY 10 + 0 0.028 - 0.048


^{*} FOR SOLDER DIP LEAD FINISH, LEAD DIAMETER IS $\frac{0.016 - 0.024}{(0.406 - 0.610)}$


J Package 8-Lead Cerdip 0.405 (10.287) 0.005 MAX (0.127) 7 6 5 8 0.025 0.220 - 0.310(0.635) (5.588 - 7.874)RAD TYP 1 2 3 $\frac{0.055}{(1.397)}$ 0.200 0.290 - 0.320MAX (5.080)(7.366 - 8.128)MAX 0.015 - 0.060(0.381 - 1.524)0.008 - 0.018 0°-15° (0.203 - 0.460)0.385 ± 0.025 0.038 - 0.0680.125 (0.965 - 1.727)(9.779 ± 0.635) 3.175 0.100 ± 0.010 MIN 0.014 - 0.026(2.540 ± 0.254) (0.360 - 0.660)


J Package 14-Lead Cerdip














N Package 8-Lead Molded DIP






N Package 14-Lead Molded DIP







N Package 16-Lead Molded DIP




N Package 18-Lead Molded DIP



N Package 20-Lead Molded DIP




N Package 24-Lead Molded DIP





15.87 +0.635 -0.381



0.035 - 0.080


(0.889 - 2.032)

0.100 ± 0.010 (2.540 ± 0.254) 0.018 ± 0.003


 (0.457 ± 0.076)

0.125


(3.175)




SO Package 14-Lead Small Outline



SO Package 16-Lead Small Outline




SOL Package 16-Lead Small Outline (Wide)



NOTE: PIN 1 IDENT, NOTCH ON TOP AND CAVITIES ON THE BOTTOM OF PACKAGES ARE THE MANUFACTURING OPTIONS. THE PART MAY BE SUPPLIED WITH OR WITHOUT ANY OF THE OPTIONS.

SOL16 0392


SOL Package 18-Lead Small Outline (Wide)



NOTE:
PIN 1 IDENT, NOTCH ON TOP AND CAVITIES ON THE BOTTOM OF PACKAGES ARE THE MANUFACTURING OPTIONS.
THE PART MAY BE SUPPLIED WITH OR WITHOUT ANY OF THE OPTIONS.


SOL18 0392

SOL Package 20-Lead Small Outline (Wide)



NOTE:
PIN 1 IDENT, NOTCH ON TOP AND CAVITIES ON THE BOTTOM OF PACKAGES ARE THE MANUFACTURING OPTIONS.
THE PART MAY BE SUPPLIED WITH OR WITHOUT ANY OF THE OPTIONS.

SOL Package 24-Lead Small Outline (Wide)




NOTE: PIN 1 IDENT, NOTCH ON TOP AND CAVITIES ON THE BOTTOM OF PACKAGES ARE THE MANUFACTURING OPTIONS. THE PART MAY BE SUPPLIED WITH OR WITHOUT ANY OF THE OPTIONS.


SOL24 0392




SOL Package 28-Lead Small Outline (Wide)




P Package 3-Lead TO-247



ST Package 3-Lead Plastic SOT-223




T Package 3-Lead TO-220






T Package 5-Lead TO-220 (Straight Lead)




T5(S)289


T Package 5-Lead TO-220



Y Package 7-Lead TO-220



W Package 10-Lead Flatpack (Cerpak)




NOTES:


1. THIS DIMENSION ALLOWS FOR OFF-CENTER LID, MENISCUS AND GLASS OVERRUN.

2. INCREASE DIMENSIONS BY 0.003 (0.076) WHEN LEAD FINISH A IS APPLIED (SOLDER DIPPED).

Z Package 3-Lead TO-92





DD Package 3-Lead Plastic



PACKAGE DIMENSIONS


DD Package 5-Lead Plastic







DD5 0592

DD Package 7-Lead Plastic











SECTION 15—APPENDICES





SECTION 15—APPENDICES Reliability Assurance Program15-4 Quality Assurance Program.......15-20

 Applications on Disk
 15-70

 Technical Books Order Form
 15-71



Quality and Reliability Assurance Programs

Linear Technology Corporation has a wide ranging program integrating vendor participation, design engineering, and manufacturing to produce the most reliable and highest quality linear integrated circuits available on the market. Our modern manufacturing facility in Milpitas, California is DESC Class S and Class B line certified. We have successfully completed over 90 major OEM quality system surveys to MIL-Q-9858 and MIL-I-45208 including achieving several major customer quality awards. Our Quality and Reliability Assurance Programs are summarized below:

- Wafer Fabrication A modern class 100 area modular clean room construction with full environmental monitors. Emphasis is placed on statistical quality control, CV plots, SEM monitors and on our proprietary dual layer passivation system.
- SPC (Statistical Process Control) LTC is committed to SPC as the cornerstone of our continuous quality improvement and Total Quality Management System (TQMS) programs. SPC is fully implemented in all manufacturing areas.
- Assembly and End of Line Incoming inspection of all materials and piece-parts, line surveillance and process control monitors.
- Testing Incoming inspection and acceptance of all
 offshore lots prior to release to test. LTX testers,
 multipass testing with closed loop binning to reduce
 outgoing electrical defective levels. Many "beyond data
 sheet" tests and full temperature QA lot buy-offs are
 performed as standard processing.
- Traceability A backside or side mark is placed on all
 units, where space permits, to give information on each
 unit to identify the wafer fab lot, assembly, end of line
 (e.o.l.) and test lots. The information provided exceeds the
 seal week traceability control required by MIL-STD-883.
- ESD (Electro Static Discharge) A full program is in place from design through manufacturing. Products are fully characterized to MIL-STD-883 (Method 3015) and strict controls on handling and packaging are observed.

- Training and Certification Operator training has been established for all operations and recertification is performed every 6 months.
- Major Change Control Major change controls are in place to notify our customers in accordance with MIL-M-38510, LTC internal specifications, or specific customer specifications as required.
- Quality Assurance Full monitoring and reporting of quality data with emphasis on statistical process control charts and continuous quality improvement. Refer to our section on Quality Assurance Program.
- Failure Analysis and Reporting A full analytical lab and formal program exists to record, analyze and take appropriate corrective action on all returns. A report is generated and sent to the customer stating our findings and action.
- Reliability Flows Linear Technology reliability flows include Class S and Class B JAN-38510, Standard Military Drawings (SMD), DESC Drawings, 883, R-Flow, and Hi-Rel (Source Controlled Drawings). In addition, specialized processing such as SEM, PIND and other tests can be performed as required.
- Reliability Monitor LTC has a unique reliability structure built into each wafer that is used to obtain rapid feedback on reliability. This data is obtained in less than 1 week, versus 40 weeks for a typical reliability audit. See the LTC Reliability Program for more details. LTC has a comprehensive reliability monitor program for plastic packaged devices. A variety of tests are performed on every 1 week date code, for every package type and lead count and real time feedback to the assembly facilities.
- Reliability Reporting Data is gathered on a monthly basis for selected package/product combinations. This data is summarized each quarter and published in a Reliability Data Pack showing Operating Life, 85/85, HAST, Autoclave, Temperature Cycle, Thermal Shock, 883 Group C, and 883 Group D summary data. Copies of Reliability Data Pack summaries are available by writing or calling Linear Technology, 1630 McCarthy Blvd., Milpitas, CA 95035, (800) 637-5545.

INTRODUCTION STORE IS NOT AN ADMINISTRATION OF THE PROPERTY OF

In 1981, Linear Technology Corporation was founded with the intention of becoming a world leader in high performance analog semiconductors. To achieve this goal Linear Technology Corporation committed itself to consistently meet its customers' needs in four areas:

- ☐ Functional Value
- Quality
- ☐ Reliability and someway A valent and no no hose tun-

Linear Technology Corporation has achieved its primary goal and is now focused to achieve 100% customer satisfaction.

This brochure defines the key elements of Linear Technology Corporation's Reliability Assurance Program which is divided into three groups:

- Reliability Planning
 - Manufacturing for Reliability
 - ☐ Reliability Assessment and Improvement

CUSTOMER REQUIREMENTS AND EXPECTATIONS

EXPECTATIONS

The Focus and Commitment of Linear Technology Corporation

Corporation

Corporation

RELIABILITY PLANNING

Reliability planning takes three forms at Linear Technology Corporation (LTC). The first is the establishment of the reliability requirements for a product to be released to manufacturing. The second is the definition and implementation of a predictive reliability system. The third is designing for reliability, which includes new product development, materials selection, and construction techniques.

We fully realize that the cost of failure in the field is many orders of magnitude more than the initial component cost. Therefore, the goal of the reliability planning process is to provide reliable product to reduce the cost of ownership to our customers.

Reliability Criteria

A key element of reliability planning is LTC's internal specification entitled "Quality Assurance/Reliability Assurance Qualification Requirement". It contains a complete description of the interrelationships of the various groups involved in meeting LTC's reliability objectives and defines the guidelines for release decisions which affect quality and reliability of the device.

Predictive Reliability System

LTC has developed a predictive reliability system which combines quality and reliability information in a database to provide reliability summaries and trend analysis. A block diagram of the system is shown on this page.


Designing for Reliability

Considerable planning goes into the design of LTC's products. This planning includes device layout considerations, selection of input and output protection schemes, selection of fab processing technology, and specification of materials and manufacturing techniques.

A stringent set of bipolar and CMOS design rules have been established to enhance reliability and optimize manufacturability through robust design. At the design stage, the reliability of the circuit is heavily dependent on layout considerations. The rules for thickness and width of metallization have been defined to minimize the current density and prevent electromigration. Current density calculations are required to be performed on all products to ensure that the designs are conservative. The routing of the metal pattern is designed to eliminate potential inversion or leakage failures and guard ring structures are used where appropriate. The positions of bonding pads are carefully

selected to optimize device performance and also to fit easily into a variety of packages without creating potential bond loop problems that could result in shorted wires.

The Predictive Reliability System



The thermal layout of our circuits also receives considerable attention to minimize parametric drift and optimize performance. In the case of voltage regulators, for any given power dissipation there will be some temperature difference between the power transistor and the control circuitry, due to their separation on the die. This temperature difference is a desirable situation which is used to reduce the power transistor's temperature affect on the control circuitry. Additionally, the power transistor has a higher maximum




RELIABILITY ASSURANCE PROGRAM

junction temperature rating than that of the control circuitry and may be allowed to run warmer without degradation. Such LTC products are also designed for maximum efficiency to reduce power dissipation and thereby improve reliability and reduce the cost of heat sinking in the customer's product.

All of our voltage regulators include thermal limiting in the circuitry to shut down the device if the temperature exceeds the safe operating conditions. Additional insurance is provided by employing short circuit current protection to safeguard against catastrophic failure. The philosophy of incorporating fault tolerant designs with innovative circuit protection concepts is a fundamental design rule at LTC.

Thermal Resistance Model of LTC's Voltage Regulators




Another major design consideration in circuit reliability is tolerance to electrostatic discharge (ESD) and electrical overstress (EOS). ESD is a problem encountered both in normal handling and circuit assembly. It also affects the reliability of the final product when cables are exposed to ESD such as in line drivers and receivers.

The implementation of ESD protection structures in linear integrated circuits is much more difficult than in digital circuits. The linear circuit must provide protection for electrical overstress while maintaining the ability to measure current levels in the picoamp range. Interface circuits have input and output connections that normally operate at voltages in excess of the power supply, thereby precluding the use of clamp structures to the power supply for ESD protection. LTC, using a combination of circuit design and proprietary structures, provides high levels of overstress immunity to its devices which enhances their reliability. As a goal, all devices are designed for a minimum of 2,000 volts ESD protection with some devices achieving 5,000 volts to 10,000 volts ESD protection.

Linear circuits with total supply currents in the microamp range cannot tolerate leakages induced by contamination. Whether the circuit is Bipolar, CMOS or Complementary Bipolar, the circuit must withstand high operating voltage and high temperature for thousands of hours without leakage currents degrading device performance. LTC uses advanced process techniques to shield the die from sodium contamination while preventing electron accumulation causing surface inversions. This, combined with continuous monitoring of the assembly process, ensures high reliability devices.

LTC utilizes state-of-the-art processes in manufacturing its products. Our high voltage Bipolar process provides high gain, low noise general purpose devices as well as high power integrated circuits. CMOS can provide high complexity ICs with a large digital content. Complementary Bipolar, a new process developed in-house by LTC, provides high speed NPNs and PNPs on the same monolithic die. Complementary Bipolar enables an expanded product range for linear circuits and is suitable for very high speed amplifiers, general purpose linear signal processing or even high speed D/A converters. All of these products are characterized by high reliability, low power consumption and the ability to operate from a wide range of power supplies and over a wide range of ambient temperatures.

LTC's Process Structures






In order to ensure that device performance and reliability goals are achieved on new products, design review meetings are held regularly during the design and development phase.

Material Selection

LTC has selected assembly processes and materials that are closely matched to achieve the highest reliability level in both ultra precision and high power devices. Compatibility between the different package elements, such as the molding compound and lead frame, are carefully researched and qualified. The choice of materials and assembly processes are especially critical in surface mount devices, which must maintain reliability after being subjected to harsh board soldering environments. At LTC we are using the latest state-of-the-art assembly equipment and materials to guarantee reliability. Our low stress epoxy molding compound is extremely low in ionic impurities.

Similar improvements have been made in hermetic packages in the modern low temperature glass ceramic seals and improved die attach materials.

LTC's Dual Layer Passivation System




To protect the die from degradation before assembly, and from the long term effects of the package environment, LTC has developed a proprietary dual layer passivation. This dual layer passivation system is free from cracks and pinhole defects and offers an outstanding moisture barrier without detrimental side affects to device performance.

Design of Experiments

LTC is committed to the use of design of experiments (DOE) when developing new products and processes. We firmly believe that design of experiments will be the new industry standard for product and process development.

DOE has been successfully utilized on numerous products and processes at LTC. DOE, coupled with response surface methodology, has provided LTC the ability to solve complex problems that were previously unsolvable. We have used DOE to characterize wafer fab processes and provided this information to our IC designers which enabled them to produce devices that were less sensitive to manufacturing variations.

Response Surface Model of PIND Yield after Welding Operation



MANUFACTURING FOR RELIABILITY


LTC is keenly aware of the influence which the manufacturing process has on the quality and reliability of the finished product. For this reason, LTC has placed critical emphasis on the manufacturing facility and associated process controls. LTC's claims of outstanding manufacturing capability and controls are validated by the fact that we achieved Class S Certification by DESC in November of 1987.

LTC's strategy in manufacturing for reliability includes the use of automated state-of-the-art equipment, protection of the product as it moves through manufacturing, effective inspection and screening, device traceability and statistical process control. These and other similar tight controls are applied from wafer fabrication through product shipment.

Wafer Fab


In wafer fabrication, the key to a reliable process is process control. Two major thrusts of process control in the wafer fab are the application of statistical process control (SPC) and the use of automated processing equipment. Automated equipment employing cassette-to-cassette wafer transfer, proximity mode aligners and projection steppers have significantly reduced handling related defects.

Projection Stepper



Microprocessor controlled furnaces are used to eliminate the effects of process variations and human errors. Thin film processing employs fully automated sputtering and metal etch systems.

Automated Metal Etch System



All of these equipment enhancements work together to yield a process that is consistent and repeatable with a minimum of wafer handling. Quality control monitors and inspections at various points in the process, coupled with the use of control charting throughout the fab area, ensure consistent processing. The quality of the oxide is checked regularly using C-V plots to check for contamination and surface state anomalies. Scanning electron microscope inspection is performed periodically each day to ensure the integrity of the metallization system.

Assembly

The introduction of new equipment and techniques in the assembly process has had a tremendous impact on device reliability. The use of automated equipment has reduced the handling and subsequent damage of die and wafers. In situations where die or wafers must be handled, vacuum wands and vacuum pens have replaced tweezers and thereby decreased damage due to scratches. Automated wire bonding machines have produced more consistent wire bonding quality and improved productivity.

All products receive a thorough visual inspection per Mil-Std-883 Method 2010 Condition B or an equivalent visual criteria prior to encapsulation.


High Speed Automatic Bonder



Traceability

LTC has an outstanding traceability control system. A backside mark or a side mark is used to code information including the country of assembly, assembly facility, exact assembly lot seal date, wafer fab lot, die type and revision. Additionally, this backside mark will identify any non-standard processing which may have been required using a custom flow. At the wafer level, each wafer is laser scribed to include the fab run number and wafer serial number. This traceability benefit is offered as a standard feature on all packages where space allows and is part of the "added value" of LTC products.

Traceability Control Using Backside Mark or Side Mark Coding



To enhance traceability, LTC is using the latest state-of-theart document archival system. This computerized system incorporates a document scanner which digitizes and compresses documents to be stored on optical disks. As the documents are stored, their ID number, date, and classification are recorded in the system's database to facilitate retrieval. This system allows fab travelers, test travelers and other critical documents to be retrieved in minutes as opposed to hours or days.

Optical Disk Archive System



Reliability Screening

Although our standard product families are recognized for their very low infant mortality, customer requested additional reliability screening can be provided by LTC. This added reliability screening for commercial or industrial level products is offered for both hermetic and plastic devices and is designated as our "R" flow process signified by a /R symbol as a suffix to the part number.

The "R" flow includes temperature cycle, burn-in and QA testing at 0° C, $+25^{\circ}$ C, and $+70^{\circ}$ C. A simplified flowchart of the "R" flow is shown in Table 1 at the end of this brochure. The hermetic devices are also offered as JAN Class S or Class B, Standardized Military Drawings (SMDs) and also as Mil-Std-883 devices.

LTC offers a cost effective reliability screen for hermetic product using the Mil-Std-883 screening and quality conformance inspection. This flow is defined in our "Mil-Std-883" brochure and depicted in a brief flow diagram shown in Table 2 at the end of this brochure.

The Mil-Std-883 burn-in at 125°C for 160 hours is roughly equivalent to 80,000 hours or approximately 9 years of continuous operation at a normal operating temperature of around 55°C (Assuming an activation energy of 1.0 electron volts).

RELIABILITY ASSURANCE PROGRAM


Whether testing plastic or hermetic devices, the engineers at LTC routinely add tests in addition to the standard data sheet tests. These added tests are used to detect potential flaws that could impact reliability and provide additional device compatibility with subtle application related performance characteristics. Examples of such additional tests are the exercising of thermal shutdown mode of regulators prior to burn-in or the stressing of on-chip capacitors with voltages in excess of the device maximum rating to induce failure in substandard lots.

Data sheet electrical parameters are measured before and after the specified stress testing to ensure the electrical integrity of the devices.

Statistical Process Control

At LTC we believe that quality and reliability should be built into a product as opposed to simply screening out bad devices. Statistical Process Control (SPC) is ideally suited to our manufacturing goals. SPC has enabled us to run processes with uniform and centered distributions which have not only optimized yields, but have also produced a finished product that is rugged and reliable.

Example of Control Chart for SOIC Coplanarity



Control charting at all critical processes is used to identify the need for corrective action before an out of control situation occurs, thus reducing the overall process variation. LTC has an active SPC program. The generic process from wafer fabrication through shipping has been flow charted with critical nodes defined. The Control Plan Detail outlines the various attributes of the activities surrounding that particular activity. Organization for SPC is comprised of the:

- ☐ Steering Committee
- ☐ SPC Quality Control Teams (QCTs)
- ☐ Process/Preventive Action Teams (PATs)

The Steering Committee provides the leadership for the SPC process, while the QCTs are responsible for the implementation and maintenance of SPC within their respective operational groups. PATs are formed by the QCTs to implement certain initial or corrective measures with specific stated goals, using SPC tools. There are four QCTs in place:

- ☐ Wafer Fab
- Quality and Reliability
- ☐ Local Assembly
- ☐ End-of-Line (which includes Test, Mark, Pack, Product and Test Engineering)

Since by definition, a PAT functions until its stated goal is attained, their number and tasks are constantly changing. We have had as many as 23 active PATs which include operators and maintenance personnel.

Training is provided in-house for a majority of the Company's employees, who receive test materials and 135 to 279 hours of instruction in one or more of the following courses:

- ☐ Basic SPC
- ☐ Advanced SPC
- Design of Experiments
- □ Team Organization

An important aspect of the SPC program at LTC involves the use of Design of Experiments to solve specific problems, develop new products/processes, and characterize new products and/or processes.

LTC is driving SPC beyond our own factory. A Preferred Supplier Program has been implemented with our raw materials suppliers, wherein parameters deemed critical to the manufacturing process at LTC are controlled statistically by the raw material supplier. Evidence of this control is supplied to LTC on a regular basis. This system of customersupplier cooperation ensures the integrity of the materials and maintains a mutual focus on improvement.



RELIABILITY ASSESSMENT AND IMPROVEMENT

LTC combines a traditional approach to reliability which incorporates product qualification and long term reliability assessment with a "leading edge" approach, which incorporates wafer level reliability testing and in line assembly reliability monitoring.

Qualification Testing

Before a new product can be released to production, strict qualification testing requirements must be met. These same qualification requirements apply to new processes, new materials, new designs and major changes in any of these areas. The guidelines for qualification of process or product changes are detailed in Mil-M-38510. At LTC we adhere to those guidelines and in many cases impose additional testing per our own requirements. Examples of some of the qualification tests which are used by LTC are shown in Table 3 at the end of this brochure.

As part of new product qualification, LTC performs ESD sensitivity classification testing of devices to Method 3015 of Mil-Std-883. This ESD sensitivity testing uses both the human body model and the machine model. During this rigorous testing, every pin combination on at least 3 devices is subjected to 3 positive pulses followed by 3 negative pulses at the specified voltage increment with a 1 second cool down period between pulses. Following this ESD testing, the device is tested for opens or shorts on a curve tracer and then must pass the full data sheet limits on the automatic test equipment.

Additionally, for CMOS circuits, latch-up testing is performed on every pin to determine the device's ability to source or sink current without destructive latch-up. We require new LTC products to handle increasingly high currents without latch-up and subsequently meet all data sheet parameters.

Reliable radiation hardened devices are produced by LTC using a proprietary process technology designed to meet or exceed 100k RADS total dose. Qualification testing of these devices using a Cobalt 60 source has demonstrated excellent results on a number of products. Data sheets for our RAD hard product line are available from your local sales representative.

Wafer Level Reliability Assessment

As an additional reliability control, LTC has innovated a strategy for auditing the wafer fab process. Diagnostic structures, in addition to the device structures, are specifically designed as either Bipolar or CMOS reliability test patterns and are stepped into all wafers. These structures are tested during fabrication using a parametric analyzer. Then these test vehicles are used to investigate and detect potential yield and reliability hazards after assembly.

The Bipolar Process version of this structure is optimized to accelerate, under temperature and bias, the two most common failure mechanisms in linear circuits, namely mobile positive ions and surface charge-induced inversions. This three terminal structure is scribed from a wafer and assembled in an either hermetic or plastic package. These devices are burned-in for a predetermined temperature and time. The same structures becomes sensitive to either failure mechanism depending upon the bias scheme used during burn-in. A limit is defined for the leakage current change during burn-in; a failure indicates a wafer fab problem which will be addressed by the process engineering group.

The CMOS Process version allows measurements of thresholds of various sizes and kinds of N-Channel and P-Channel MOSFETs. Body effects, L effective, sheet resistance, zener breakdown voltage, contact metal resistance and impact ionization current are measurable with this chip which is assembled in a twenty lead DIP.

Bipolar Test Pattern





RELIABILITY ASSURANCE PROGRAM

Electrical testing is performed on the structure before and after burn-in. After evaluating any sample population shifts or failures, process engineering is appraised of the results of this process monitor.

The use of test patterns allow any device to be monitored and also gives faster unambiguous feedback than is normally achieved by performing reliability testing on assembled product. Reliability data is generated in less than one week, giving immediate feedback to the production line.

LTC utilizes this new reliability control technique in addition to the conventional reliability audit on randomly pulled finished product. Operating Life tests are performed and the distributions of key parameters before and after testing are evaluated for stability and control.

Quick Reaction Reliability Monitor

As a complement to the wafer level reliability program, a monitor program focused on assembly related issues has been fully implemented. This reliability monitor program, known as the QUICK REACTION RELIABILITY (QR²) monitor, has been specifically tailored to provide quick feedback of reliability assessment of the assembly operation. The tests in the QR² program are designed to identify reliability weaknesses associated with wire bonding, die attach, package encapsulation and contamination related failures. The actual tests performed in the QR² Monitor Program are shown in Table 4 at the end of this brochure.

In order to ensure that representative reliability assessment is made, the QR² sampling matrix requires QR² testing of every date code from each assembly location on each package type and lead count from that assembly location. This provides a weekly snapshot of the reliability of all packages from all assembly locations. The basic strategy is to evaluate as many production lots as possible to provide maximum confidence to our customers.

Should a failure occur during QR² testing, the entire production lot is impounded before shipment. Failures are analyzed to determine validity and the root cause of any valid failure. Quite often, additional samples are pulled and tested for an extended period of time. Lots with substandard reliability performance are scrapped. The data generated from this program is used to establish a program for continuous quality improvement with our assembly facilities.

Long Term Reliability Monitor

LTC also conducts a traditional long term reliability monitor program on devices pulled from Boxstock. This long term reliability monitor is used for extended life and end of life approximations such as FIT (failure in time) calculations. The long term reliability monitor also serves as a check against our short term reliability estimates.


The long term reliability tests are designed to evaluate design, wafer fab and assembly related weaknesses. Industry standard reliability tests and the relatively new HAST (highly accelerated stress test) have been incorporated into this program. The long term reliability monitor tests are shown in Table 5 at the end of this brochure.

The most severe tests for plastic package devices are the temperature and humidity tests, particularly HAST testing. We have included HAST testing in the long term reliability monitor program due to the highly accelerated nature of the this test. This test accelerates the penetration of moisture through the external protective encapsulant or along the interface between the encapsulant and the metallic lead frame. Additionally, the HAST test is conducted with the device under bias. The HAST test places the plastic devices in a humid environment of 85% relative humidity under 45psi of pressure at 130°C to 140°C. Under these conditions, 24 hours of HAST testing at 140°C is roughly equivalent to 1,000 hours of 85°C/85% RH testing. The employment of HAST testing has dramatically reduced the length of time required for qualification.

Qual Samples Being Loaded into the HAST System



Acceleration Factor Using HAST Compared to 85/85



Group C and D Testing

Since LTC is a certified producer of JAN 38510 and 883 product, we perform Group C and D testing regularly on our devices. This data is also incorporated into the reliability datapack in the back of this brochure. The Group C and D test lists are shown in Tables 6 and 7 at the end of this brochure.

Failure Analysis and Corrective Action

LTC is extremely concerned with all failures whether they occur in-house or at a customer location. We have focused significant resources in the area of failure verification and analysis.

LTC offers failure analysis services to its customers, free of charge. In an emergency situation a preliminary failure analysis report can be issued within 24 hours. Our failure analysis database revealed that the vast majority of all devices returned for failure analysis are invalid due to improper application, gross misuse or they are fully functional and meet all data sheet parameters. LTC also offers outstanding applications assistance to help the customer achieve the full value of our products.

Scanning Electron Microscope with X-RAY Dispersive Analysis



We are equally concerned with failures that are identified during reliability and qualification testing. As with field failures, the in-house failures are analyzed in detail to pinpoint the exact failure mechanism and to identify the root cause. In many cases, where ESD or EOS is the suspected cause of the failure, fault simulation is carried out by over stressing good devices to recreate the fault condition.

LTC has invested in failure analysis resources in the form of experienced, seasoned engineers and equipment such as a full metallurgical lab, IC deprocessing equipment and a scanning electron microscope with voltage contrasts, electron beam induced current (EBIC), energy dispersive x-ray analysis (EDAX), and a computerized database.

All failure analysis reports are documented in detail and distributed appropriately. All valid failure analyses require prompt and effective corrective action which is driven to completion by the quality and reliability organization.

Corrective actions are implemented in accordance with LTC's internal document "Corrective Action Procedure" which details the method and responsibilities for timely corrective action. This procedure is summarized in a separate brochure which is available to our customers upon request.

RELIABILITY ASSURANCE PROGRAM

Typical Failure Analysis Flow

- A request for failure analysis initiates the action of analyzing failures.
- All details of the failure are recorded and a failure analysis number is assigned to the request.
 - 3. Perform external visual examination.
 - 4. Read and record all electrical parameters at all temperatures noting failing parameters.
 - Perform hermeticity (not for plastic packaged devices).
 - 6. Bake at +175°C for 16 hours.
- Read and record all parameters at all temperatures noting failing and shifting parametric readings.
 - 8. Decapsulation or delidding.
 - Internal visual microscopic inspection from 5X to 400X.
- 10. Read and record all parameters at all temperatures noting failing and shifting parameters.
 - 11. Review all pertinent data and plan the next series of steps based upon the results so far.
 - 12. Remove topside nitride and oxide layers.
- 13. Read and record all parameters at all temperatures noting failing and shifting parameters.
 - Probe circuit using micromanipulator in order to isolate the failure site.
 - 15. Scanning electron microscopy.
 - 16. Voltage contrast/electron beam induced current.
 - 17. Cross-sectioning and junction staining.
 - 18. Fault simulation for electrostatic discharge damage and electrical overstress related failures.
- 19. Analyze all the results of these steps including observations, discussions and recommendations.

Failure Rate Calculations

Failure rates at LTC are calculated using Mil-Std-690B which is based upon the exponential distribution model for predicting microelectronic device reliability. Examples of FIT and MTBF (mean time between failure) are shown in the sample calculation below.

Sample Calculation:

Step 1. Calculate Failure Rate at Test Condition (+150°C).

Assume 77 units on Op-Life for 1000 hours with Ø failures:

Device Hours at Test Condition = 77 Units \times 1000 Hours equals 77,000 Device Hours at +150°C

Fail Rate =
$$\frac{\text{Value from Table A-1 (Mil-Std-690B)}}{\text{Device Hours}}$$

= $\frac{91.641}{77,000}$ = 1.19% 1K Hours (11,900 FITS)

The Arrhenius model is used to extrapolate a failure rate from an accelerated test condition to a use temperature condition.

Step 2. Calculate Acceleration Factor and Extrapolate Equivalent Failure Rate to +55°C.

Af = Acceleration Factor

$$Af = e^{\frac{E_a}{K} \left(\frac{1}{T_1} - \frac{1}{T_2} \right)}$$

$$Af = e^{\left(\frac{1.0}{0.0000863}\right)\left(\frac{1}{328} - \frac{1}{423}\right)}$$

$$Af = 2791$$

Where:

 $E_a = Activation Energy (Assume 1.0 eV)$

K = Boltzmann's Constant = 8.63 X 10⁻⁵ eV/°Kelvin

T₂ = Test Condition Temperature in °Kelvin

T₁ = Use Condition Temperature in °Kelvin

e = 2.71828 (Natural Antilog)

Now the equivalent failure rate is calculated:

Failure Rate (+55°C) =
$$\frac{\text{Failure Rate at Test Condition}}{\text{Acceleration Factor}}$$

$$= \frac{11,900 \text{ FITS}}{2791}$$

= 4.2637 FITS

Finally MTBF is calculated:

MTBF =
$$\frac{100000}{0.000426} = \frac{234,700,000 \text{ Hours}}{\text{or } 26,778 \text{ Years.}}$$

Reliability Datapack

On a quarterly basis, the reliability department compiles and publishes a report which summarizes all the reliability testing results. This report is intended to provide our customers with a means of determining system reliability. The data is presented at +150°C and at +125°C for those customers who wish to perform their own failure rate calculations. This report can be found in the pocket in the back of this brochure.

In addition, up to the minute reliability summary data reports on particular devices can be generated from the computerized reliability database. ESD simulation testing reports and current density calculations of individual device types are also available upon request.

Should you desire additional information, please contact your local LTC representative.

Table 1. "R" Flow for Plastic Dual-In-Line Packages

MOLD **BURN-IN** +150°C for 30 hrs (Equivalent to 160 hrs at 125°C for Ea = 1.0eV) CURE 6 hr at +175°C 2nd +25°C **ELECT TEST** LEAD Full Para AC/DC FINISH PDA 10% IN MARK **PROCESS** QA IN PROCESS QA **TEMP CYCLE** Mark Permanency 5 Cycles Test 0°C to +150°C IN PROCESS QA OUTGOING Solderability QA Test (Offshore) 3 TEMP ELECT QA INCOMING 0°C, +25°C, 70°C QA (Onshore) PACK 1st 25°C **ELECT TEST** OUTGOING Full Para AC/DC QA SHIP

Table 2. Screening Flow per Mil-Std-883, Method 5004




Table 3. Reliability Qualification Test Guidelines for Plastic Packages

TEST	METHOD	CONDITIONS	FULL RELEASE DURATION	CONTINGENT RELESSE DURATION	FULL AND CONTINGENT RELEASE LTPD	
High Temperature Bias Operating Life (Op-Life)	Mil-Std-883 Method 1005	Continuous Operation at Max Rated Supply Voltage T _A = +125°C or	1000 Hours	500 Hours	5%, Acc = 0	
Temperature Humidity Bias Life (85/85)	JEDEC Spec 22	T _A = +150°C Continuous Operation at Max Rated Supply Voltage, Min Supply Current T _A = +85°C, 85% RH	500 Hours 1000 Hours	168 Hours 500 Hours	5%, Acc = 0 5%, Acc = 0	
Highly Accelerated Stress Test (HAST)	JEDEC Spec 22	Continuous Operation at Max Rated Supply Voltage, Min Supply Current T _A = +140°C, 85% RH, 3 Atmospheres	Equivalent to 1000 Hours 85/85	Equivalent to 500 Hours 85/85	5%, Acc = 0	
Temperature Cycle (T/C)	Mil-Std-883 Method 1010 Condition C	Air-to-Air, -65°C to +150°C, >10 Minutes Dwell Time	1000 Cycles	500 Cycles	5%, Acc = 0	
Thermal Shock (T/S)	Mil-Std-883 Method 1011 Condition C	Liquid-to-Liquid, -65°C to +125°C, >5 Minutes Dwell Time	1000 Cycles	500 Cycles	5%, Acc = 0	
Autoclave (Pressure Pot with Bias) (BPPT)	JEDEC Spec 22	Continuous Storage at T _A = +105°C, 100% RH, 1.67 Atmospheres, Max Rated Supply Voltage for the Last 3 Hours	350 Hours	350 Hours	5%, Acc = 0	
Autoclave (Pressure Pot without Bias) (PPT)	JEDEC Spec 22	Continuous Storage at T _A = +121°C, 100% RH, 2 Atmospheres	350 Hours	350 Hours	5%, Acc = 0	
Power Cycle (PW) Regulators Only	Mil-Std-883 Method 1006	Power Cycled "ON" and "OFF" as Required to Cycle Case Temperature Between +60°C and +120°C	50,000 Cycles	10,000 Cycles	15%, Acc = 0	
Thermal Resistance (TMLR)	Mil-Std-883 Method 1012 Condition C	Junction to Case or Junction to Ambient as Appropriate	N/A	N/A IM whilester ma	15%, Acc = 0	
Dye Penetrant (DY)	Mil-Std-883 Method 1014	Immersion in Dye Penetrant at 60 PSIG for 2 Hours Minimum	N/A	N/A	15%, Acc = 0	
X-Ray Inspection Radiography (XRAY)	Mil-Std-883 Method 2012	Top View Only	N/A	N/A	15%, Acc = 0	

RELIABILITY ASSURANCE PROGRAM

Table 4. Quick Reaction Reliability (QR²) Monitor Program

TEST	METHOD	CONDITIONS	TEST DURATION	SAMPLE SIZE	LTPD, ACC NO.
Operating Life Test (Op-Life)	Mil-Std-883 Method 1005	Continuous Operation at Max Rated Supply Voltage, T _A = +125°C or T _A = +150°C	168 Hours	45 13-11M molti si	5%, Acc = 0
Biased Moisture Life Test (85/85)	JEDEC Spec 22	Continuous Operation at Max Rated Supply Voltage, Min Supply Current, T _A = +85°C, 85% RH	168 Hours	45	5%, Acc = 0
Highly Accelerated Stress Test (HAST)	JEDEC Spec 22	A ·		45	5%, Acc = 0
Temperature Cycle (T/C)	Mil-Std-883 Method 1010 Condition C	Air-to-Air, -65°C to +150°C, >10 Minutes Dwell Time	100 Cycles	45	5%, Acc = 0
Thermal Shock (T/S)	Mil-Std-883 Method 1011 Condition B	nod 1011 >5 Minutes Dwell Time		45	5%, Acc = 0
Autoclave (Pressure Pot without Bias) (PPT)	JEDEC Spec 22	Continuous Storage at T _A = +121°C, 100% RH, 2 Atmospheres	48 Hours	45	5%, Acc = 0
X-Ray Inspection Radiography (XRAY)	Mil-Std-883 Method 2012	Top View Only	N/A	45 TO 9 STUZ	5%, Acc = 0
Package Separation Visual Inspection	N/A	30X Magnification	N/A	45	5%, Acc = 0
Unmolded Strip Evaluation	N/A	30X Magnification	N/A	1 Strip	N/A
Hot Intermittent Opens N/A Test at Subcontractor		Automated Electrical Test at +125°C	N/A agora	250	N/A

Table 5. Long Term Reliability Monitor Program

TEST	METHOD	CONDITIONS	TEST DURATION	SAMPLE SIZE	LTPD, ACC NO.	
Operating Life Test (Op-Life)	Mil-Std-883 Method 1005	Continuous Operation at Max Rated Supply Voltage, T _A = +125°C or T _A = +150°C	1000 Hours	adtsM 45	5%, Acc = 0	
Biased Moisture Life Test (85/85)	JEDEC Spec 22	Continuous Operation at Max Rated Supply Voltage, Min Supply Current, TA = +85°C, 85% RH		45	5%, Acc = 0	
Highly Accelerated Stress Test (HAST)	JEDEC Spec 22	Continuous Operation at Max Rated Supply Voltage, Min Supply Current, T _A = +140°C, 85% RH, 3 Atmospheres	48 Hours	45	5%, Acc = 0	
Temperature Cycle (T/C)	Mil-Std-883 Method 1010 Condition C	Air-to-Air, -65°C to +150°C, >10 Minutes Dwell Time	1000 Cycles	45	5%, Acc = 0	
Thermal Shock (T/S) Mil-Std-883 Method 1011 Condition B		Liquid-to-Liquid, -65°C to +150°C, >5 Minutes Dwell Time	1000 Cycles	45	5%, Acc = 0	
Autoclave (Pressure Pot without Bias) (PPT) JEDEC Spec 22		Continuous Storage at T _A = +121°C, 100% RH, 2 Atmospheres	1000 Hours	45	5%, Acc = 0	

Table 6. Group C per Mil-Std-883C Method 5005

TEST	METHOD	CONDITIONS	TEST DURATION	SAMPLE SIZE	LTPD, ACC NO.
Group C-1 Operating Life Test (Op-Life)	Mil-Std-883 Method 1005	Continuous Operation at Max Rated Supply Voltage $T_A = +125^{\circ}C$ or $T_A = +150^{\circ}C$	1000 Hours 500 Hours	45	5%, Acc = 0

Table 7. Group D per Mil-Std-883C Method 5005 as assessed and mode and mode sevolome views of mode and mode

TEST	METHOD	CONDITIONS	TEST DURATION	SAMPLE SIZE	LTPD, ACC NO.
Group D-1 Physical Dimensions	Mil-Std-883 Method 2016	N/A Total Team performs	M/A good	oviansdenamo. 15	15%, Acc = 0
Group D-2 Lead Integrity	Mil-Std-883 Method 2004	Condition B2 (Lead Fatigue)	N/A	15 tai bebiyib zi	15%, Acc = 0
Group D-3 Thermal Shock Temperature Cycle Moisture Resistance Hermeticity Visual Exam End Point Electricals	Mil-Std-883 Method 1011 Method 1010 Method 1004 Method 1014 Method 1004/10	Condition B Condition C	15 Cycles	lement System enent System s for the Minet	And the second second
Group D-4 Mechanical Shock Vib. Variable Frequency Constant Acceleration Hermeticity Visual Exam End Point Electricals	Mil-Std-883 Method 2002 Method 2007 Method 2001 Method 1014 Method 1010/11	Condition B Condition A Condition E (Y1 Only)	that is condi ary employee a. This program	to but and ever to our product of the color our product see to identify the color of the color o	
Group D-5 Salt Atmosphere Hermeticity Visual Exam	Mil-Std-883 Method 1009 Method 1014 Method 1009	Condition A	24 Hours	el villano	15%, Acc = 0
Group D-6 Internal Water Vapor	Mil-Std-883 Method 1018	< 5000ppm	N/A	3	0
Group D-7 Adhesion of Lead Finish	Mil-Std-883 Method 2025	N/A	N/A	15	15%, Acc = 0
Group D-8 Lid Torque	Mil-Std-883 Method 2024	(Glass Frit Seal Only)	N/A	5	15%, Acc = 0



At Linear Technology Corporation our overriding commitment is to achieve Excellence in Quality, Reliability and Service (QRS) and total customer satisfaction. We interpret the word "excellence" to mean delivering products that consistently exceed all the requirements and expectations of our customers. The commitment to QRS extends from the President to every employee, from design to product qualification, and from manufacturing to shipping. To meet this commitment, Linear Technology has established a comprehensive program called "Quality for the Nineties"

This program is divided into four separate, but highly interrelated programs, namely Quality Environment, Total Quality Management System (TQMS), Vendor Participation, and Focus for the Nineties.

Quality Environment


This first program, Quality Environment, serves as the building block for three other programs. It entails establishing an environment that is conductive to the participation of each and every employee in helping to build quality into our products. This program encourages every employee to identify any quality problem and participate in recommending solutions.

A comprehensive operator training and certification program has been established that covers every area of manufacturing from incoming raw material inspection, wafer fabrication, assembly, and test to shipping. Emphasis is placed on compliance with specifications, performance to quality goals, electrostatic discharge damage (ESD) awareness and controls, encouraging operators to think quality and recommend quality improvement ideas.


To ensure compliance with specifications, a Quality Audit Team performs a systems audit of key manufacturing areas and suppliers at periodic intervals. Compliance with process specifications and the detailed programs of the Corporate Quality Assurance Policy are verified, and discrepancies reported for quick resolution with special emphasis to eliminate recurring problems. The performance of each area is then rated, providing a strong incentive for each area to excel.

With the philosophy that each department, starting from incoming raw materials, is considered a customer of the preceding department, every effort is made by working closely together to meet or exceed our end-customer requirements and goals.

Quality for the '90s



Systems Quality Audit-Tracking Recurring Problems



Total Quality Management System (TQMS)

The second program starts with the incorporation of innovative, but conservative, design and layout rules to achieve the best performance without sacrificing quality and reliability. During the design and development cycle, Design, Product, Package, Manufacturing, Quality and Reliability Engineering groups participate in design reviews to ensure that all program aspects are covered; ranging from product performance objectives to ensuring reproducibility and repeatability in wafer fabrication and assembly. Special emphasis is placed on devising input protection circuitry to minimize susceptibility to voltage spikes and ESD, optimizing thermal layout to minimize parametric drift, and optimizing bond pad layout to maximize assembly and electrical test yields, at the same time allowing the die to be assembled in a wide selection of packages.

Once the design is approved, a stringent manufacturing qualification test plan is conducted on the initial engineering runs. The test plan is selected to bring out any weaknesses in the design and any manufacturability problems, and includes reliability stress tests such as high

Raw Material Controls


temperature operational life and high temperature humidity bias 85°C/85% RH and HAST (Highly Accelerated Stress Testing) for plastic packages, and MIL-STD-883 method 5005 qualification testing for hermetic packages. Product performance on these tests must be equal to or better than similar products within the same generic group to be considered qualified. Major design, package, material and process changes are also subjected to these same stringent qualification requirements. In addition to achieving the required reliability performance, an engineering change must also achieve manufacturing yield and quality performance levels equal to or better than the original product to be considered qualified.

In manufacturing, process controls start with vendor qualification on raw material piece parts. A Qualified Vendor List is maintained and performance of each vendor is continuously monitored on a Vendor Rating Program. A dimensional, visual, functional and, where applicable, compositional analysis is performed on each direct raw material lot. Automated state-of-the-art wafer fabrication, assembly and test equipment, cassette-to-cassette handling in wafer fabrication and automated handling in assembly are utilized, where possible, to maintain manufacturing consistency and quality. Only fully trained and certified operators are allowed to work on production material.

Stringent process controls, typically beyond industry standards, are established for each critical manufacturing step in wafer fabrication, wafer test, assembly, package finishing, mark and pack and shipping as depicted in the Wafer Fabrication, Assembly and Test/End of Line flowcharts.

VENDOR QUALIFICATION-MINIMUM 3 MANUFACTURING LOTS QUALIFIED VENDOR LIST-ADDITION OF NEWLY QUALIFIED VENDOR TO LIST STRINGENT INCOMING INSPECTION ON EVERY LOT: DIMENSIONAL VISUAL EXAMINATION FUNCTIONAL TESTING TO SIMULATE ACTUAL MANUFACTURING CONDITIONS PLATING THICKNESS MEASUREMENTS COMPOSITIONAL ANALYSIS CHEMICAL ANALYSIS FOR CONTAMINANTS. SPC ON CRITICAL PARAMETERS ACCEPT-RELEASE TO RAW MATERIAL STORES REJECT-VENDOR CORRECTIVE ACTION VENDOR PERFORMANCE TRACKING-TO DETERMINE VENDOR QUALIFICATION/ DISQUALIFICATION STATUS VENDOR SELECTION-FOR THE PREFERRED VENDOR LISTING AND SHIP-TO-STOCK PROGRAM

SEM Monitor of Metallization Quality



15



The process controls include monitors of critical assembly processes and lot acceptance inspection for operations requiring 100% production inspection. Preseal visual inspection is performed per MIL-STD-883 Method 2010 Test Condition B. Statistical process control techniques are employed in optimizing process parameters, and monitoring process performance through the use of control charts with action limits and upper and lower control limits, and in parametric distribution analysis at electrical test.

Electrical quality is guaranteed by conservative guard-banding on production test programs of a minimum of three machine guardbands, by using state-of-the-art test equipment and 0.04% AQL for lot acceptance testing at 25°C for all military and commercial lots. Additional tests, like rack burn-in, beyond the data sheet specifications on regulator products are performed by exercising the parts in a thermal shutdown mode. These tests are incorporated into the test flow to improve reliability and weed out infant mortality failures. Visual and mechanical quality is optimized by minimizing handling of parts in assembly, test and end of line operations. Lead finish processes have been selected that minimize solderability problems and all lots are subjected to a stringent major visual/mechanical inspection. Administrative errors due to mixed and wrong

Actual X and R Chart of Aluminum Sputter Deposition Using Sensor Number Control

DATE	200	14/3	14/3	14/3	14/3	1/3	43	43	143	143	143	43	43	4/3	4/3	11/3	11/3	41/2
TARGET		1	1	11	11	1		110	1	1	1	1	1	U	1	1	1	1
PASE 6	U su	49	50	51	52	53	94	56	n.	51	58	59	10	61	62	43	64	65
R DOGE		yur.	1450.	1,0247	10244	·our	onh	.mik	mun	0243	.0241	0289	rixen.	.0245	.031/3	.0340	.0243	.024
No OUTED	2		10241	4mlz	Inutz	·owy	our	1728	ma1	0238	.0237	.0234	nxh	. 0347	0240	Juco.	-0747	. 024
Re AVIOLA	30	246	1043	· orus	SHE	.046	.0242	.02/2	02/2	0241	1739	.ma	0745	, angu	0245	.onul	.0245	.02
Re RANGE		Dood	Doug	00.0	0006	6004	.mD	10007	0010	ann 5	mont	Cirro.	00076	.0603	.pbp3	.Dack	Pacs.	.000
,0220 ,0225	8 5	-										John	1. dem					
LCL .0230													3					-
SE .0225	-4																	
	-2																	
AVEREAGE SHEET 0320.0260	0		**			'بونه							\Z.	12.2	->		-194	-
.0255	+2!																	
₹.0200	+4																	
JCL .0180																		
.0270																		
EYSOR #	CUME	0	0	0	0	0	0	0	D	12	-2	82	0 1	0 1	0	0	0	0
CL .0020																		
.0010	==					_		2		-		==						5

parts are minimized by strictly adhering to a one lot per station policy, and double checking orders at order entry and shipping. Before shipment of a lot to the customer each lot is inspected to ensure that it meets internal and customer specifications and purchase order requirements. The level of attention paid to each unit is demonstrated by the fact that each unit is traceable to the wafer fabrication lot number via a side or back mark on both 883 and commercial products on all packages, except where there is a physical constraint.

Through the use of automated equipment, strict process controls (utilizing proven statistical process control techniques), periodic systems and quality audits (conducted by the Quality Audit Team), stringent facilities and environmental controls and monitors, Linear Technology is able to ensure quality is built into the product and to guarantee a consistently high quality level.


The manufacturing quality controls are complimented by a reliability audit program designed to weed out design, fabrication, packaging and assembly deficiencies. Additionally, controls are supported by a comprehensive failure analysis and corrective action program designed to provide timely feedback of findings to all operating groups for resolution. The analysis of customer returns, and corrective action taken, completes the closed loop of our Total Quality Management System.

Military and Commerical Products Share the Same Stringent Inspections and Controls


- · WAFER FABRICATION PROCESS CONTROLS AND CLASS 100 PROCESSING.
- REGULAR SEM MONITORS.
- PRE-SEAL VISUAL INSPECTION PER MIL-STD-883 METHOD 2010. TEST CONDITION B.
- . DIE SHEAR TEST PER MIL-STD-883 METHOD 2019.
- BOND PULL TEST PER MIL-STD-883 METHOD 2011.
- SOLDERABILITY TEST PER MIL-STD-883 METHOD 2003.
- MARK PERMANENCY TEST PER MIL-STD-883 METHOD 2015.
- HERMETICITY TESTING PER MIL-STD-883 METHOD 1014.
- QA ELECTRICAL TEST TO 0.04% AQL AT 25°C, AND TEMPERATURE TESTING.
- EXTERNAL VISUAL PER MIL-STD-883 METHOD 2009.





Bond Strength Histogram




Failure Analysis Photomicrographs









Vendor Participation

The requirements of high quality raw materials for integrated circuit manufacture range from ppb (parts per billion) impurity levels for electronic grade chemicals to ppm (parts per million) defective levels for lead frame packaging materials. It is not only essential, but critical for the semiconductor manufacturer to work closely with their vendors to attain the high quality levels needed in raw materials. At Linear Technology, a program has been established and implemented to allow vendor participation in formulating specifications and establishing percentage defective and lot rejection rate goals. This vendor participation ensures that the direct and raw material quality levels received are consistent with our manufacturing and end-product quality goals. Clearly, achieving optimum quality product requires the use of the best possible materials available and with continuous communication and feedback from our vendors to improve in this key area. A Preferred Vendor Program helps to drive vendors to manufacturing excellence.

Focus for the '90s

The following key quality improvements programs have been established to meet the quality requirements of the '90s.


PPM Goals

As demand for quality semiconductor components becomes increasingly more stringent, the percentage goals from the 1970s have given way to ppm goals in the '80s and '90s. At Linear Technology, ppm quality goals are established for every major operation, from incoming inspection to customer returns. Performance to goals is reviewed quarterly and, where goals are not met, quality improvement programs are defined and implemented. Quality goals are updated and tightened on an annual basis, and quality programs are redefined to achieve the new goals established. One of the early benefits of this program is demonstrated by the excellent average outgoing electrical quality (AOQ).

Statistical Process Control (SPC)

The increased reliance on automated manufacturing and test equipment underlines the need for strict process control techniques. SPC is a valuable tool and, at Linear Technology, we realize the importance of these methods. Engineering analysis is performed regularly, using SPC techniques to establish the process capability. Various variable and attribute control charts are used to ensure that processes are within normal limits and action and shutdown limits are established for critical operations. The process capability of key processes are calculated using the Cpk capability index on an ongoing basis to ensure a program for continuous quality improvement.


Actual Normalized X and Moving R Chart of Epitaxial Growth Reactor Controlling Resistivity and Deposition Rate



ESD Control

A comprehensive ESD control program has been established which encompasses design, handling, testing, storage, and final packaging for shipment. The program includes the use of grounded table tops, floor mats, wrist straps and heel straps, topical antistatic treatment of floor coverings, banning of static bearing materials from the manufacturing environment, ionizers, and use of conductive or antistatic materials for handling and final packaging. Areas where ESD control must be enforced are designated as ESD Protected areas. ESD awareness training programs help to increase the operator's awareness for successful implementation of this program. Every effort is made to stamp out this silent chip killer. The benefits of this program are improved quality and reliability to the customer.

Quality System Surveys MIL-Q-9858 and MIL-I-45208 Approval




Based on the foregoing quality programs, Linear Technology Corporation is positioned to continuously improve our product quality and exceed the demands of our customer in the '90s and beyond.

Customer Ship-To-Stock Program

Linear Technology is working hand-in-hand with customers to consistently supply high quality products to achieve a ship-to-stock program by eliminating the need to do an incoming inspection. We recognize the benefits to our customers of a ship-to-stock program, namely savings in the need to purchase and maintain incoming test equipment, savings in the need to maintain a safety stock in case of incoming lot rejections, and reduction in board failures and re-work costs because of higher component quality.

Ship-To-Stock Program Flow





WAFER FABRICATION FLOWCHART Generic Bipolar Process

and the constant of the constant		
Vendor: a suborq villsup di	Linear Technology Corporation probabilities and applicable and	
Package:	Plastic DIP Andre-of-gula statement and theoryma not	QUALITY INSPECTION AND GATE
Location of Wafer Fab:	Linear Technology Corporation, Milpitas, CA	MANUFACTURING PROCESS
Assembly:	Offshore	QUALITY MONITOR/SURVEILLAND
Final Test:	Linear Technology Corporation, Milpitas, CA, or Singapore	REWORK
Q.C. Test:	Linear Technology Corporation, Milpitas, CA, or Singapore	conductive or antistatic mal

FLOWCHART Incoming fab rework	PROCESS STEP	DESCRIPTION	INSPECTION/ TEST CRITERIA	METHOD AND EQUIPMENT	SAMPLING PLAN	SPC TECHNIQUE
on Flow	Incoming Raw Material Inspection	Wafers	Visual: Scratches, Pits, Haze, Craters, Dimples, Contamination,	1X Inspection	1.0% AQL to 2.5% AQL Level 1.	% LAR Trend Chart and % Defective Trend Chart
Notice	elia amikoasa araba		Oxygen/Carbon Measurement Resistivity/ Conductivity	Infrared Spectrometer Magnetron V/I Meter	S/S = 2, ACC = 0 S/S = 2, ACC = 0	o the custor Quality System
умин сузтамун	SOE WY PRODUCTES		Dimensional Thickness and Taper/Bow	Calipers Dial Thickness Gage	2.5% AQL, Level S1 2.5% AQL, Level S1	
704.89 (401.400)	SLEADY TEMPOSTO. SONICON BOARTSVA)		Orientation C of C Verification Against "MPS"	Break Test	S/S = 1, ACC = 0 Each Batch	
	IN A GAP FRANKLIS DES GERMAS SAATS E PROVINCES CUST DANGE GUTTANAL	Chemicals	Requirements C of C Verification Against "MPS" Requirements Plus Yearly Gas Analysis	-	Each Batch	MINSEN OF BY
0-0	Initial Oxidation	Oxidation Furnace	Visual	UV Lamp (100%) 20X Microscope	2 Wafers/Run <2 Defects Per Field of View	Logbook
Maria de 181 m	oral or remoteur		Oxide Thickness	Nanospec	3 Wafers/Cycle	
Ò -O	Collector Mask	Resist Mask HF Etchant Bath	Final Inspection	Optical Microscope 100X	"Z" Pattern Scan 100% of the Wafers	Production Log
Ò	Collector Implant	Implant	-unite	ing of bendingot	y Corporation is p	Logbook
\diamond — \circ	Collector Diffusion	Oxidation and Diffusion	Visual	UV Lamp (100%) 20X Microscope	2 Wafers/Run <2 Defects Per Field	Logbook
		Furnace	Oxide Thickness	Nanospec	2 Wafers/Run	
			R	4 Point Probe	1 Test Wafer/Run	
			XJ	Philtec Groove	1 Test Wafer/ Cycle	

FLOWCHART INCOMING FAB REWORK	PROCESS STEP	DESCRIPTION	INSPECTION/ TEST CRITERIA	METHOD AND EQUIPMENT	SAMPLING Plan	SPC TECHNIQUE
0	EPI OUT	Deposit EPI Gemini Reactor	Visual	UV Lamp	100% for EPI Spike More Than 5/WFR is Reject	Trend Chart
16701 1980 1980 18 - 18	fostod to IV to bislik IVV teat S	4 Point Prints		Interference Contrast Microscope	More Than 1 Slip and Stacking Fault is Reject	
Delects Frond Chart	01. 45001	emsJ VU	R	4 Point Probe	2 Reading/Pass	X + R _M
	vetaW toS		EPI Thickness	Nicolet	2 Reading/Pass	Trend Chart
~	EPI Re-Ox	Oxidation	Visual	UV Lamp	100%	Logbook
Por Mu	K4 Datect Field of Vi 2 Test Wz	Furnace		20X Microscope	2 Wafers/Run <2 Defects Per Field of View	
entalli	2 Product	pageons/i -	Oxide Thickness	Nanospec	2 Wafers/Run	
0	Isolation Mask	Resist Mask HF Etchant Bath	Final Inspection	Optical Microscope 100X	"Z" Pattern Scan. 100% of the Wafers	Production Lo
\rightarrow	Isolation Predeposition	Boron Deposition Furnace	Visual	UV Lamp	100% <10 Defects/ Wafer	Trend Chart
2 Yest Chinoyete supposite 3 Shar Per Wilter		adari Prebe Curre Emcer	A Wasan	20X Microscope	2 Wafers/Run <4 Defects Per Field of View	Ò.
to Water	Every Four		R	4 Point Probe	2 Test Wafers/Run	
0-0	Isolation Diffusion	Diffusion Furnace	Visual	UV Lamp	100% <10 Defects/ Wafer	Logbook
1 Scan. Ploduction Log te Waters namion I and Court	tido% of c	Optical Minnests 190X Optic & Microsop		20X Microscope	2 Wafers/Run <2 Defects Per Field of View	
ellateW5	Measure	2,000	R	4 Point Probe	2 Test Wafers/Run	
108031/10	Final tes		XJ	Philtec Groove	1 Test Chip/Run	Production
Roudoul refeW)	co Dateon	gent Al	TOX	Nanospec	2 Product Wafers/ Run	Logbook
	Sinker Mask	Resist Mask HF Etchant Bath	Final Inspection	Optical Microscope 100X	"Z" Pattern Scan. 100% of the Wafers	
→	Sinker Predeposition	Deposition Furnace	Visual	UV Lamp	100% <10 Defects/ Wafer	Trend Chart
distral 1	Linustana	AMERIC	R	4 Point Probe	2 Test Wafers/Run	
0-0	Sinker	Diffusion	Visual	UV Lamp	100%	Logbook
Spotos I Liberal	Diffusion	Furnace	isualV	20X Microscope	<3 Defects Per Field of View	Logbook
Acode I net	2 Walersh		R 4 Point Probe 2 Tes	2 Test Wafers/Run		
			TOX	Nanospec	2 Test Wafers/Run	Y BR
◇ -○	Base Mask	Resist Mask HF Etchant Bath	Final Inspection	Optical Microscope 100X	"Z" Pattern Scan. 100% of the Wafers	Production Lo
0-0	ISO Diode Check	Curve Tracer BVCSO	BVCSO	Curve Tracer	4 Wafers/Run >1 Per 12 Readings is Fail	Logbook

FLOWCHART INCOMING FAB REWORK	PROCESS STEP	DESCRIPTION	INSPECTION/ TEST CRITERIA	METHOD AND EQUIPMENT	SAMPLING PLAN	SPC TECHNIQUE
} -○	Base Predeposition	Deposition Furnace	Visual	UV Lamp	100% <10 Defects/ Wafer	Trend Chart
1 1 Sitp -	is Reject More That tops and Stack	- Interference Comment Micros		20X Microscope	2 Wafers/Run <4 Defects Per Field of View	
	to Reject		R	4 Point Probe	2 Test Wafers/Run	$\overline{X} + R$
\$-0	Base Diffusion	Diffusion Furnace	Visual	UV Lamp	100% <10 Defects Per Wafer	Trend Chart
Lingbook last Per	2 Waters/ 2 Waters/ 22 Delect	20X Microscope	-leuz/V	20X Microscope	2 Wafers Per Run <4 Defects Per Field of View	¢.
lw Non s Soarc — E eduction Ld	IV to bisid of Vi	THE STATE OF	R	4 Point Probe	2 Test Wafers/Run	
	2 Walers/ ne 2" Patron	Nanoupet Optical Microsol	TOX	Nanospec	2 Product Wafers Per Run	
∳ -0	Emitter Mask	Resist Mask HF Etchant Bath	Final Inspection	Optical Microscope 100X	"Z" Pattern Scan. 100% of the Wafers	Production Log
0-0	CB Diode Check	Curve Tracer	BVCBO Island	Curve Tracer	<1 Out of 16 Readings is Fail	Logbook
()	Emitter Diffusion	Deposition Furnace	R	4 Point Probe	2 Test Chip/Cycle	Logbook
nw eps.Pjun	Field of Vi 2 Test Wa	4 Point Probe	Beta/LV	Curve Tracer	3 Sites Per Wafer Every Fourth Wafer >2 Readings Out	
Datactar Unchari	715 47601 naieth	- mms1VU	lensiv.)	Diffusion	of Spec	0-0
↓ -0	Contact Mask	Resist Mask HF Etchant Bath	Final Inspection	Optical Microscope 100X	"Z" Pattern Scan. 100% of the Wafers	Production Log
goffen	Field of Vi 2 Test Wa	4 Point Probe		Optical Microscope 1000X	Critical Dimension Measure. 2 Wafers Per Run Lot, Accept	Trend Chart
noteuto P countron	HO leef I	Printed Grasve	- CX		on 0 Failures	
◇ -○	Metal Deposition	Deposition Sputter Machine	Visual	UV Lamp	<5 Defects/Wafer 100%	Logbook
. Bran.	oo Z" Pahleri	Spring Microsoc	R /Thickness	4 Point Probe	2 Readings/Pass	X + R _M
that O book To Assault	Metal Mask	Resist Mask Etchant Bath	Final Inspection	Optical Microscope 200X	"Z" Pattern Scan. 100% of the Wafers	Production Log
nuAtera	Water 2 Test Wa	4 Point Probe	A.	Optical Microscope 1000X	Critical Dimension Measure. 2 Wafers Per Run Lot, Accept	CD Logbook
alossid T	AM-S S	QHBJ YO	VP - 1	HOLZUTIC	on 0 Failures	0
ф-O	Alloy	Anneal Furnace	Visual	UV Lamp	100% <10 Defects/ Wafer	Logbook
	Electrical Test	To Evaluate Electrical Parameters LOMAC	R TOX I has Inspection	Regul Missk	2 Wafers/Run	Logbook

FLOWCHART Incoming FAB Rework	PROCESS STEP	DESCRIPTION	INSPECTION/ TEST CRITERIA	METHOD AND EQUIPMENT	SAMPLING PLAN	SPC TECHNIQUE
} -○	LPOM	Passivation LPCVD Furnace	Visual	UV Lamp	100%, >2 Color Changes is Fail	Trend Chart
NGURUUN KARIFYANSPSC SON AND BATE KERISTA OTU STRIJ PROCESS	Ď	AD ,21	aposton, išlipit	10X Microscope	3 Wafers/Cycle <3 Defects Per Field of View	nekage; .ocalien of W
UK. 1 A THIRD OF YELLOW	1		TOX	Nanospec	3 Wafers/Cycle	X + R
WEOMER .	ETD9	c, CA, or Sings	Phosphorous Concentration	10:1 HP Etch Rate	3 Wafers/Cycle	Trend Chart
Ò ○	O—O PEN	PECVD Nitride Deposition	Visual	UV Lamp	100%, >2 Color Changes is Fail	Trend Chart
UNIO SPE UNICHMOUS 1 Deserve	MAS 19	TREBUSENS AND THE STATE OF THE	AUCHURO TRET	10X Microscope	2 Wafers/Run, <5 Defects Per Field of View	SSA BININGSHI SSA BININGSHI
had bno I			Thickness	Nanospec	3 Wafers/Cycle	
£ 10 01.63	Minimen Times Per	3X ta 75X	Index of Refraction	Ellipsometer	3 Wafers/Cycle	0
0-0	Pad Mask	Resist Mask RF Plasma Etch and Oxide Wet Etchant Bath	Final Inspection	Optical Microscope 100X	"Z" Pattern Scan. 100% of the Wafers	Production Log
◇ -○	Electrical Test	Evaluate Electrical Parameters		Disquem and LTC Assembly Fraveley	100%	Logbook
0-0	Backlap	Disco.	N/A	N/A	N/A	Logbook
þ	Backside Metal	Backside Metallization	Visual	Un-Aided Eye	100%	Logbook



ASSEMBLY FLOWCHART

Plastic DIP

Vendor:

Linear Technology Corporation

Package:

Plastic DIP

Location of Wafer Fab:

Linear Technology Corporation, Milpitas, CA

Assembly:

Offshore

Final Test: Q.C. Test: Linear Technology Corporation, Milpitas, CA, or Singapore

Linear Technology Corporation, Milpitas, CA, or Singapore

V INCOMING

QUALITY INSPECTION AND GATE

MANUFACTURING PROCESS

QUALITY MONITOR/SURVEILLANCE

REWORK

FLOWCHART Incoming assy rework	PROCESS STEP	DESCRIPTION	INSPECTION/ TEST CRITERIA	METHOD AND EQUIPMENT	SAMPLING PLAN	SPC TECHNIQUE
y slay	Wafer Sort	Electrical Test Rejects are Red Inked	associal N	Wafer Prober		% Defective Trend Chart
	Wafer Sort Monitor	Monitor Probing and 2nd Optical Quality	Probe Defects 2nd Optical Defects	3X to 75X Microscope	Minimum of 3 Times Per Shift. S/S = 1, ACC = 0	
	Kit for Overseas Assembly	Wafers are Kitted with LTC Bonding		HF Plasma Bloh and Oxide Wet Flohant Balh		
Hosage 1		Diagram and LTC Assembly Traveler		est Evaluato Evaluato Faramators	C Electrical C	Ŷ
lood -	Incoming	Lead Frame	Visual	10X to 30X	1% AQL, Level 2	% LAR Trend
	Piece Parts Inspection	Un-Alded Eye	Mechanical Functional (Assembly Process Simulation): Bond Pull Test Die Shear Test	Microscope Optical Comparator, Calipers, X-Ray Fluorescence	etickang Ishshi	Chart
	Incoming Piece/Parts Inspection (Continued)	Molding Compound	Spiral Flow Moldability	Spiral Mold Press	1% AQL, Level 2 8 Drums for Every Transfer	% LAR Trend Chart
		Bonding Wire	Tensile Strength	Tensile Strength Tester	S/S = 1 to 5 Spools Depending on Lot Size,	% LAR Trend Chart X and R Bond STR Char
		Wire	Elongation	Bonder, Bond Pull Tester	ACC = 0	Dona orri oriar
		Epoxy Die Attach	Bondability	Die Attacher, Die Shear Tester	S/S = 20, ACC = 0	% LAR Trend Chart

FLOWCHART INCOMING ASSY REWORK	PROCESS STEP	DESCRIPTION	INSPECTION/ TEST CRITERIA	METHOD AND EQUIPMENT	SAMPLING PLAN	SPC TECHNIQUE
0	Wafer Saw	Die Separation	Alignment Accuracy	TV Alignment Micro Automation on Disco Saw 10X to 30X Microscope	Contacts	% Defective Trend Chart
exited 1 +0 = 20 tent breat	Wafer Saw Monitor	Microscope	Saw Quality Saw Accuracy	10X to 30X Microscope	Once Every 2 Hours, S/S = 1 Wafer, ACC = 0 S/S = 25 Die,	
***************************************	2nd Optical Inspection	Die Quality	Die Visual Quality	75X Microscope	ACC = 0 Every Lot 100% Basis	% LAR and % Unit Defective
hand RAIM 0 = 00A		SX to 10X Microscope	Minumum 95% Oeverage	ly Sokiet Plate Duelity	lesamblo?	Trend Chart Yield Analysis
0	Die Attach	Die Bonded to Lead Frame with Epoxy		Auto Die Bonder	e julupaja	
Special Billion	Die Attach Monitor	Officer Marking vi Marken 7/28 or Laser Mark	Visual Quality Die Shear Test	10X to 30X Microscope Die Shear Tester	4 Times Per Shift S/S = 20, ACC = 0 Per Bonder	% Defective Trend Chart. X and R Die Shear Strengt Chart
\rightarrow	Wire Bond	Ball Bonds	Visual: Digglisle	Auto Thermosonic Ball Bonder	neMahaki	1
as Differre P.A. 200 ≠ 0 Tana Cham	Wire Bond Monitor	Indies Under Normal Room Lighting Mithed 2016 Mil-Std-885	Wire Dress Bond Pull Strength	10X to 30X Microscope Bond Pull Tester	4 Times Per Shift S/S = 25, ACC = 0	% Defective Trend Chart. X and R Die Shear Strengt
Property Apple	DOU YIEWS	Un-Aided Eye to	Visual, Bont Leads,	tosgant arout	Haal Vister	Trend Chart
\rightarrow	100% 3rd Optical Inspection	Check for Workmanship Quality Prior to	Die, Die Bond, Wire Bond Visual Quality	30X to 60X Microscope	Every Lot 100% Basis	Yield Chart
	QA 3rd	Molding	Assambly Viewal	The second second second		0/ I AD and 0/
Ŷ	Optical Inspection		Assembly Visual Quality	30X to 60X Microscope	Every Lot LTPD = 5% S/S = 45, ACC = 0	% LAR and % Unit Defective Trend Chart
0-0	Mold	Encapsulation with Epoxy Novalac B Composition		Transfer Mold	2 Times Per Shift Per Mold 1 Shot, ACC = 0	
	Mold Monitor	Molding Quality	Visual: Chip, Void and Cracks, Misalignment, etc.	30X to 60X Microscope		% LAR Trend Chart
\(\)	Top Mark	Traceability Mark	Visual Quality	Un-Aided Eye	S/S = 15, ACC = 0	Logbook
∳ -0	Post Mold Bake	Cure Molding Compound		Bake in +175°C Oven for 6 Hours		
	Mold Bake Monitor	Process Monitor	Check Oven Temperature	Mold Cure in Oven	Each Oven at Start and 1 Time Per Shift	% Failed Monitor Trend Chart



FLOWCHART INCOMING ASSY REWORK	PROCESS STEP	DESCRIPTION	INSPECTION/ TEST CRITERIA	METHOD AND EQUIPMENT	SAMPLING PLAN	SPC TECHNIQUE
├ ─	Deflash of X	Remove Mold Flash from Package	L/F and Heatsink Must be Free from Mold Flash	Dia Seguestian	inst rejulit	Ŷ M
y 2 Heurs, sler,	Deflash Monitor	Process Monitor	Visual: Incomplete Deflash, Package Damage	7X to 30X Microscope	2 Strips Every 2 Hours, ACC = 0	% Unit Defective Trend Chart
- an	Solder Plate	Lead Finish				
↓ -0	Solder Plate Inspection	Solder Plate Quality	Coverage, Thickness, Quality	Un-Aided Eye	100%	% Defective Trend Chart
0-0	Solderability Test	Solder Plate Quality	Minimum 95% Coverage	3X to 10X Microscope	S/S = 11, ACC = 0	% LAR Chart
evilosto de fluide s	Trim and Form Singulation	Singulate Unit and Place in Black Conductive Tube	Visual Duelly	Die Borroed to Leed Frame with Epoxy	CostNaci	0
	Mark	Date Code and Device Marking		Offset Marking with Markem 7226 or Laser Mark	Every Half Hour, S/S = 15 Units, ACC = 0 Per Machine	
	Mark Monitor	Check Marking Quality	Visual: Illegible Mark, Correct Mark, Marking Permanency Test (If Ink Marked)	Un-Aided Eye, 6 Inches Under Normal Room Lighting Method 2015 Mil-Std-883	2 Times Per Shift Per Machine S/S = 20, ACC = 0	% Unit Defective P.A. Trend Chart
	Final Visual Inspection	100% Inspect	Visual: Bent Leads, Mold Flash, Solder Quality, etc.	Un-Aided Eye to 10X Microscope	Every Lot 100% Basis	% LAR and % Unit Defective P.A. Trend Chart
AR bas RAJ	Pack	Packing and Preparation for Delivery	Laway yingawaA	Antistatic Shipping Tube	bre AD	
THEFT OF 6 = 001	Ship to LTC	Note the Note of the Inches	(18.0)	molutushene3	luspedi nulpediun	

EOL FLOWCHART (End of Line)

Vendor: Linear Technology Corporation

Package: Plastic DIP

Location of Wafer Fab: Linear Technology Corporation, Milpitas, CA

Assembly: Offshore

Final Test: Linear Technology Corporation, Milpitas, CA, or Singapore

Q.C. Test: Linear Technology Corporation, Milpitas, CA, or Singapore

~	
V	INCOMING

QUALITY INSPECTION AND GATE

MANUFACTURING PROCESS

QUALITY MONITOR/SURVEILLANCE

FLOWCHART	PROCESS STEP	DESCRIPTION	INSPECTION/ TEST CRITERIA	METHOD AND EQUIPMENT	SAMPLING PLAN	SPC TECHNIQUE
nal room O neeratu bliity of any electric	LTC Incoming Inspection	Check Quality of Incoming Assembled Material	Package Dimension	Optical Comparator and Calipers	S/S = 2, ACC = 0	% LAR Trend Chart
			External Visual	3X to 30X Microscope	S/S = 76, ACC = 0	
		Packages	Mark Permanency (If Ink Mark)	Mil-Std-883 Method 2015	S/S = 4, ACC = 0	
	LENG DAY		Solderability	Mil-Std-883 Method 2003	S/S = 3, ACC = 0	
	1037		Die Attach Quality	Pliers	S/S = 5, $ACC = 0$	
			Lead Fatigue Test	Lead Fatigue Tester	S/S = 10, ACC = 0	
\(\)	100% Class Test	Electrical Test	Test to Guardbanded Data Sheet Test Limits	LTX Integrated Circuit Test System	70	
þ	QA Electrical Test at +25°C	Electrical Quality	Test to Guardbanded Data Sheet Test Limits	LTX Integrated Circuit Test System	S/S = 125, ACC = 0	PPM Chart
þ	QA Electrical Test at +70°C and at 0°C	Electrical Quality	Test to Guardbanded Data Sheet Test Limits	LTX Integrated Circuit Test System	S/S = 125, ACC = 3 Skip Lot	PPM Chart
0	100% External Visual Inspection	Check for Package Quality	Visual: Bent Leads, Lead Form Criteria, Mold Voids/Cracks, etc.	3X Eyepiece	EGJ08	Yield Chart
þ	QA Post Pack Inspection	Package/ Pack Quality Inspection	Verify Correct Top Mark, Correct Pack Method, Correct Labeling, External Visual Inspection	3X to 10X Microscope Inspection	S/S = 125, ACC = 0	% LAR and PPM P.A. Chart
þ	QA Shipbench Inspection	Plant Clearance Inspection	Paperwork Check, Verify Correct Part Number and Correct PAR Count	Un-Aided Eye Inspection	LTPD = 2% S/S = 116, ACC = 0	% LAR Trend Chart
0	Ship to Customer					

15




Linear Technology R-Flow

Reliability has been a key focal point at Linear Technology Corporation since our inception in 1981. Our standard product reliability is monitored closely and we have generated an extensive reliability data base for both hermetic and plastic devices. This data is published on a quarterly basis and we are seeing very low reliability failure rates in the under 1 FIT range at 55°C.*


*1 FIT = 1 failure in 109 device hours.

In response to customer requests, we have added an even higher level of reliability screening for commercial hermetic and plastic components. LTC's R-Flow adds an equivalent 160 hours 125°C burn-in to the standard commercial process flow. Following burn-in, a 100% room temperature test is performed and a 10% PDA (Percent Defective Allowed) is applied. This PDA limit affords an additional level of insurance on a lot-by-lot basis and prevents the occasional disparate lot from being shipped for critical applications. The additional room temperature insertion also decreases the probability of any electrical defectives in the R-Flow lot.

R-Flow for TO-5 and CERDIP Packages



R-Flow for Plastic Dual-In-Line Packages



ESD PROTECTION PROGRAM



Introduction

As integrated circuit technologies achieve higher speed, smaller geometries, lower power and lower voltage, there is a trend toward greater ESD (Electrostatic Discharge Damage) susceptibility. State-of-the-art CMOS ICs can be susceptible to as little as 50V, a static level that is way below the 500V to 15,000V commonly found in an ESD unprotected work environment. As these state-of-the-art ICs get designed into systems, the ESD susceptibility of system hardware also increases proportionately. Industry estimates of losses due to ESD are in the range of a few billion dollars annually.

It has now become increasingly more important for all semiconductor manufacturers and users of semiconductor and other electronic components to fully understand the nature of ESD, the sources of ESD, and its impact on quality and reliability, to effectively deal with this *silent chip killer*.

Linear Technology Corporation has successfully undertaken a simple but effective ESD Protection Program as part of an overall program designed to enhance product quality and reliability. Described in this section are the keypoints of this program.

The objective is to provide increased ESD awareness by showing the sources of ESD in the work environment, and to recommend keypoints for the successful implementation of an ESD program on a company-wide basis.

The end result of a successful ESD program would be the reduction of line failures, final inspection failures and field failures, improved manufacturing yields, improved product quality and reliability and lower warranty costs. We hope that this will help to convince the reader that an ESD Protection Program must be an integral part of every electronic company's product quality and reliability program.

Key Elements of a Successful ESD Protection Program

Recent improvements in failure analysis techniques to correctly identify ESD failures together with an increase in ESD related information from technical publications,

EOS/ESD symposiums and vendors have significantly helped to increase ESD awareness.

The ESD Protection Program at Linear Technology Corporation was successfully launched in 1983 when production of ICs was first started. A constant upgrading of the program is still underway. During the ongoing efforts to improve product quality and reliability, previously unrecognized ESD related problems have been brought to light and corrected.

An effective ESD Protection Program must start at product design, and encompass all manufacturing and handling steps up to and including field service and repair. Our design goal is to achieve an ESD susceptibility level of 2,000V or greater.

Since the sources of static in any work environment are similar, key elements of the program successfully implemented at Linear Technology Corporation can also be applied to all users of electronic components. Where these key elements apply, static controls generic to an electronic systems manufacturer are included.

The key elements of a successful ESD Protection Program include:

- 1. Understanding static electricity.
- 2. Understanding ESD related failure mechanisms.
- 3. ESD sensitivity (ESD) testing.
- 4. Establishing an ESD task force to outline the requirements of the program, sell the program to management, implement the program, review progress against milestones, and follow-up to ensure the program is continuously improved and upgraded. Selecting an ESD coordinator to interface with all departments affected.
- Conducting a facility evaluation to help identify the sources of ESD and establish static control measures.
- 6. Setting up an audit program.
- 7. Selection of ESD protective materials and equipment.
- 8. Establish a training and ESD awareness program.



What is Static Electricity? (1) spoll-shaped children (1)


Lightning and sparks from a metallic doorknob during a dry month are examples of static electricity. The magnitude of a static charge is dependent on many variables, among them the size, shape, material composition, surface characteristics and humidity. There are basically three primary static generators, namely triboelectric, inductive and capacitive charging.

Triboelectric Charging

The most common static generator is triboelectic charging. It is caused when two materials (one or both of which are insulators) come in contact and are suddenly separated or rubbed together, creating an imbalance of electrons on the materials and thus static charge.

Some materials readily give up electrons whereas others tend to accumulate excess electrons. The Triboelectric Series lists materials in descending order from positive to negative charging due to this triboelectric effect. A sample triboelectric series is shown here. A material that is higher on the list, e.g., a human body, will become positively charged when rubbed with a material, e.g., polyester, that is lower on the list, due to the transfer of electrons from the human body to the polyester material.

Triboelectric Series



Inductive Charging

Static can also be caused by induction, where a charged surface induces polarization on a nearby material. If there is a path to ground for the induced charge, an ESD event may take place immediately. An example of an induced charge is when the plastic portion of a molded IC package acquires a charge either through triboelectric charging or other means, produces an electrostatic field and induces a charge on the conductive leads of the device. When the device leads are grounded, a short duration damaging static pulse can take place.

Capacitive Charging

The capacitance of a charged body relative in position to another body also has an effect on the static field. To see that this is true, one need only look at the equation Q = CV (charge equals capacitance times voltage). If the charge is constant, voltage increases as capacitance decreases to maintain equilibrium. As capacitance decreases the voltage will increase until discharge occurs via an arc. A low voltage on a body with a high capacitance to ground can become a damaging voltage when the body moves away from the ground plane. For example a 100V charge on a common plastic bag lying on a bench may increase to a few thousand volts when picked up by an operator, due to a decrease in capacitance.

These sources of static can be found almost anywhere in an unprotected work environment, on personnel wearing synthetic clothing and smocks, on equipment with painted or anodized surfaces, and on materials such as carpets, waxed vinyl floors, and ungrounded work surfaces.

Understanding the Failure Mechanisms

In the past, analysis of electrical failures to pinpoint ESD as a cause was often difficult. But with a better understanding of failure mechanisms and their causes, and the use of more sophisticated techniques like scanning electron microscopy (SEM), pinpointing ESD failures can now be part of a routine failure analysis.




15

Parametric or functional failure of bipolar and MOS ICs can occur as a result of ESD.

The primary ESD failure mechanisms include:

1. Dielectric Breakdown: This is a predominant failure mechanism on MOS devices when the voltage across the oxide exceeds the dielectric breakdown strength. This failure mechanism is basically voltage dependent where the voltage must be high enough to cause dielectric breakdown. As such, the thinner the oxide, the higher the susceptibility to ESD. MOS device failures are characterized by resistive shorts from the input to VDD or Vss.

MOS Transistor Structure
Showing ESD Included Pinholes at Gate Oxide



This failure mechanism can also be found on bipolar ICs which have metallization runs over active semi-conductor regions separated by a thin oxide. Device failures are characterized by resistive or high leakage paths.

2. Thermal Runaway (Second Breakdown): This failure mechanism results in junction melting when the melting temperature of silicon (1415°C) is reached. This is basically a power dependent failure mechanism, namely the ESD pulse shape, duration and energy can produce power levels resulting in localized heating and eventually junction melting, even though the voltage level is below that required to cause dielectric breakdown. Breakdown of the emitter-base junction of a NPN transistor is a common ESD related failure mode on bipolar ICs, since the highest current density occurs on the smallest current carrying area which is typically the emitter-base junction. Low current gain (hFE) is a very sensitive indicator of emitter-base junction damage on bipolar linear ICs.

3. Parametric Degradation: On precision, high speed ICs (e.g., bipolar operational amplifiers with a typical input bias current of 10pA and low input offset voltage of typically 50μV) ESD can cause device degradation, besides functional failures. This can impact electrical performance and adversely affect device reliability.

This degradation in device parametric performance is far more difficult to pinpoint as an ESD related failure mode. It is also the least understood among the failure modes. The extent of this degradation is dependent on the number of ESD pulses and the level of damage sustained. The first ESD pulse may not cause an IC to fail the electrical data sheet limits, but with each subsequent ESD pulse, the parametric performance can degrade to the point where the device no longer meets the data sheet limits.

There is a great deal of current research focused on ESD induced latent failures, and there now appears to be more evidence of this type of failure mechanism.



ESD Failure Analysis Program

ESD defect identification must be an integral part of a failure analysis program. The key objectives are to help identify the ESD failure mechanism, isolate the cause for

failure, and implement corrective action to prevent recurrence. All devices suspected of being damaged by ESD after initial electrical verification, should be failure analyzed.

An ESD failure analysis program is outlined below.

- 1. Initial electrical test verification.
- Review device history to determine if there are any similar failures in the past. Review ESD sensitivity data if available.
- Investigate conditions in any area that can potentially cause ESD damage. Common potential problem areas include:
 - Proper grounding procedures not being followed (e.g., conductive table/floor mats not grounded, personnel not wearing wrist strap, etc.)
 - Improper handling (e.g., handling devices at a non-ESD protected station)
 - Transporting devices in unapproved containers (e.g., in common plastic bags/tubes/tote boxes)
 - Changes in procedures or operation
 - Changes in equipment
 - Design deficiencies
- 4. Failure analysis sequence:
 - · Bench testing and curve tracer analysis
 - Pin-to-pin analysis
 - Internal visual (10 x to 1000 x)
 - Liquid crystal hot spot detection
 - Scanning electron microscopy (SEM), secondary ion mass spectrometry (SIMS), energy dispersive X-ray analysis (EDX), scanning auger microprobe (SAM), radiography, voltage contrast, electron beam induced current (EBIC)
 - Plasma/chemical etching
 - Special fault decoration
 - Micro-sectioning
 - Documentation

An excellent failure analysis manual is published by the Rome Air Development Center titled "Failure Analysis Techniques—A Procedural Guide."

- Duplication of failure by stressing identical devices. The same or similar electrical failure mode is a good indicator of an ESD induced failure mode.
- 6. Implement corrective action to prevent recurrence. Corrective action may include:
 - Component, board, sub-system or system level redesign
 - Improve ESD controls
 - · Improve part handling
 - Improve ESD awareness
 - Improve compliance with ESD protection procedures
 - · Increase audit frequencies
 - Improve packaging materials and procedures

Corrective action taken by the end user should include a thorough review of electrical and mechanical packaging designs. In addition the end user should consult with the IC manufacturer on their findings, request failure analysis of suspected ESD failures if needed and require the IC manufacturer to take appropriate corrective action on any confirmed ESD failure.

ESD Sensitivity (ESDS) Testing

ESDS testing is crucial in helping the IC designer and the end user evaluate the ESD susceptibility of a particular device. At Linear Technology Corporation ESDS testing is incorporated into the failure analysis program and is performed on each device as part of the product characterization program. The ESDS testing is also part of new product qualification. Linear Technology performs this ESDS testing according to MIL-STD-883 Method 3015.

The ESDS testing provides immediate feedback to the IC designer on any weakness found in the design and permits design correction before product release. The ESDS data collected is also used as baseline data to evaluate the effect of any future design changes on the ESDS testing performance, and to help ensure that the final packaging methods meet MIL-M-38510 requirements. Devices are categorized as either Class One, Class Two or Class Three, each with a susceptibility range from 0 to 2000 volts, above 2000 but below 4000 volts, and above 4000 volts respectively. Topside marking with equilateral triangles is specified by MIL-M-38510.

ESD PROTECTION PROGRAM

Since people are considered to be a prime source of ESD, the ESDS test circuit is based on a human ESD model. A 1500 Ω resistor and a 100pF capacitor are used in the test circuit. Human capacitance is typically 50pF to 250pF, with the majority of people at 100pF or less, and human resistance ranges from 1000 Ω to 5000 Ω . An ESD failure is defined as a voltage level which causes sufficient damage to the device such that it no longer meets the electrical data sheet limits.

After initial ESDS testing, it is important that ESDS test monitoring be performed periodically on devices from various lots to determine lot-to-lot variation. The VZAP-2 report titled "Electrostatic Discharge (ESD) Susceptibility of Electronic Devices" published by the Reliability Analysis Center, Rome Air Development Center, contains a wealth of information on ESDS testing data on devices of different process technologies from many manufacturers. The data in this report clearly indicates a large lot-to-lot variation relating to ESD susceptibility on the same device.

Design for ESD Protection

ESD protection designs employed on Linear Technology Corporation devices include:

- 1. Input clamp diodes
- 2. Input series resistors to limit ESD current in conjunction with clamp diodes
- 3. New ESD Structures
- 4. Eliminating metallization runs over thin oxide regions when they are tied directly to external pins

ESD Task Force

An ESD task force should consist of members from each affected department to do the foundation work, sell the program to management, and implement the program with the following objectives:

 Develop, approve and implement an ESD control specification covering all aspects of design, ESD protected materials and equipment, and manufacturing

- 2. Raise the level of ESD awareness
- 3. Develop a training and certification program
- Work with all departments on any ESD questions or problems
- Develop a program to educate and assist sales offices, distributors and customers to minimize ESD
- Review and qualify new ESD protective materials and equipment, and keep specifications and training program upgraded
- 7. Measure the cost-to-benefit ratio of the program

Facilities Evaluation

The ESD task force should be responsible for facility evaluation. This evaluation should be guided by the ESD coordinator. The ESD coordinator should be chosen for strong knowledge of ESD controls, and for the ability to effectively interface with all affected departments. The primary objective of the task force is to pinpoint areas that represent sources of static electricity and potential yield losses due to ESD.

A representative, preferably the engineering or production manager, from each of the key manufacturing areas should be represented on this task force. At Linear Technology Corporation this effort is headed by the Quality Assurance Manager and the Package Engineering Manager. The balance of the ESD task force members are the Test Engineering. Product Engineering, and Production Managers.

The only equipment needed for this survey is a field static meter which measures static up to a level of 50kV. Both nuclear and electronic type static meters are available from manufacturers like 3M, Simco, Wescorp, Scientific Enterprises, Voyager Technologies and ACL.

Regardless of area classification, all manufacturing areas can be broken down into the following categories for evaluation purposes.

1. Personnel observe ashae OM religit policies ashae OM

Personnel represents one of the largest sources of static, from the type of clothing, smocks and shoes that they wear (for example, polyester or nylon smocks).

2. The Environment

The environment includes the room humidity and floors. Relative humidity plays a major part in determining the level of static generated. For example, at 10–20% RH a person walking across a carpeted floor can develop 35kV versus 1.5kV when the relative humidity is increased to 70%–80%. Therefore the humidity level must be controlled and should not be allowed to fluctuate over a broad range.

Floors also represent one of the greatest contributors of static generation on personnel, moving carts or equipment because of movement across its surface. Carpeted and waxed vinyl floors are prime static generators.

3. Work Surfaces

Painted or vinyl covered table tops, vinyl covered chairs, conveyor belts, racks, carts and shelving are also static generators.

4. Equipment

Anodized surfaces, plexiglass covers, ungrounded solder guns, plastic solder suckers, heat guns and blowers are also static generators.

5. Materials

Look out for common plastic work holders, foam, common plastic tote boxes and packaging containers.

Examples of typical static levels are shown in the table below.

	RELATIVE HUMIDITY		
	10%-20%	70%-80%	
Walking across a carpeted floor	35kV	1.5kV	
Walking across a vinyl floor	12kV	0.3kV	
Picking up a common plastic bag	15kV	0.5kV	
Sliding plastic box over bench/conveyor	15kV	2.0kV	
Ungrounded solder sucker	8kV	1.0kV	
Plastic cabinets	8kV	1.0kV	

This ESD survey should include all direct and support manufacturing areas where semiconductor and other electronic components are handled, and should be extended to cover distribution and field sales offices, and field service centers. Once the facility evaluation is completed, the results are reviewed by the ESD task force, and controls are selected to combat each potential ESD problem area.

The ESD Protection Program

The degree of static control should be determined by the most static sensitive device or assembly in the operation. Top management support and implementing the same basic controls in all areas with no double standards will help to ensure success.

The basic concept of complete static protection is the prevention of static buildup, the removal of any already existing charges, and the protection of electronic components from induced fields. The first and foremost line of defense is the personnel wrist strap together with grounded conductive or static dissipative table tops, and conductive heel straps and grounded conductive or static dissipative floor mats

To increase ESD awareness at Linear Technology Corporation, all ESD Protection Areas are marked by an identifying label (for example, label shown below). This label alerts all personnel that ESD protection procedures are enforced in the area.



ESD Protected Workstation


Examples of ESD Protected Workstations are shown in Figures 1 and 2.

LINEAR

ESD PROTECTION PROGRAM

Option 1 (Figure 1): All electronic components, sub-assemblies and assemblies must be handled at an ESD Protected Workstation only. The figure illustrates an ESD Protected Workstation consisting of a static dissipative table mat grounded to earth or electrical ground through a $1 M\Omega$ series resistor, with the requirement that the operator wears a grounded insulated conductive wrist strap with a


 $1M\Omega$ series resistor. This $1M\Omega$ series resistor protects the operator from electrical shock, should the operator come in contact with a potentially lethal voltage. Option 1 should be used where the operator does not require a large degree of freedom, e.g., during product inspection, component soldering, board repair, etc.



MATERIALS: 1. 1/16'' THICK CONDUCTIVE OR STATIC DISSIPATIVE TABLE MAT WITH SURFACE RESISTIVITY OF $\leq 10^8 \Omega$ PER SQUARE.

- 2. INSULATED CONDUCTIVE GROUND CORD WITH A SERIES RESISTOR OF 1/2W MINIMUM, 1M Ω ± 10%, AND 18AWG OR LARGER INSULATED WIRE.
- INSULATED CONDUCTIVE WRIST STRAP WITH 1/4W MINIMUM, 1MΩ±10%, AND 20AWG OR LARGER INSULATED WIRE. THE CURRENT LIMITING 1MΩ RESISTOR MUST BE LOCATED RIGHT NEXT TO THE WRIST TO PREVENT THE POSSIBILITY OF SHUNTING THE RESISTOR.
- POWER TEST EQUIPMENT MUST BE CHASSIS GROUNDED VIA A THREE-PRONG PLUG, AND PLACED ON AN INSULATION PAD MADE OF FORMICA, FIBERGLASS OR EQUIVALENT MATERIAL.

Figure 1



Option 2 (Figure 2): Shows an alternate installation method for an ESD Protected Workstation. It consists of a conductive or static dissipative floor mat grounded to earth or electrical ground through a $1M\Omega$ series resistor with the operator wearing a conductive shoe strap. This installation is typically used where the operator needs freedom of movement over a large area, e.g., environmental chamber loading and unloading, electrical testing, etc. To be effective the conductive shoe strap must be attached to the wearer's shoe to maximize contact between the strap and the conductive floor.

Option 3: Utilizes the same conductive or static dissipative floor mat installation as Option 2 with the exception that the operator is grounded via a wrist strap through the equipment ground instead of a conductive shoe strap. It is utilized where an operator is working with a piece of free-standing equipment and does not require a great deal of freedom of movement.

Handling

At Linear Technology Corporation all products are handled, transported and staged in volume conductive tote boxes. This offers maximum protection to the components from triboelectrically generated and inductive static charges. The rule is under no circumstances should components be removed from their approved containers except at an ESD protected workstation.

Final Packaging

Only antistatic and conductive final packaging containers (for example, antistatic or conductive dip tubes, volume conductive carbon loaded plastic bags or metallic film laminate bags, foil lined boxes) are used. Filler (dunnage) material used should be antistatic, non-corrosive, and should not crumble, flake, powder, shred or be of fibrous construction. Conductive packing materials are preferred since they not only prevent buildup of triboelectric charge, but also provide shielding from external fields.

Other ESD Preventative Measures

- Where possible, ban all static bearing materials, e.g., common plastics, styrofoam from the work environment.
- Use only synthetic material smocks with 1% to 2% interwoven steel.

- Ensure all electronic and electro-mechanical equipment is chassis grounded, including conveyor belts, vapor degreasers and baskets, solder pots, etc.
- Tips of hand soldering irons are to be grounded.
- All parts of hand tools (e.g., solder suckers, pliers, etc.)
 which can be expected to come in contact with electronic components are to be made of conductive material and grounded.
- Conductive shorting bars are to be installed on all terminations for PC boards with electronic components during assembly, loading, inspecting, repairing, soldering, storing and transporting.
- All PC boards with electronic components are not to be handled by their circuitry, connector points or connector pins.
- High velocity air movement is to be delivered through a static neutralizer.
- Air ionizers are to be employed in neutralizing static buildup on insulators if they have to be used or as an extra precautionary measure for extremely sensitive assemblies.
- Do not slide electronic components over a surface.

Air ionizers come in three basic types: nuclear, AC and pulsed DC. These ionizers can neutralize static charges on non-conductive materials by supplying the materials with a stream of both positive and negative ions.

The advantage of the AC or pulsed DC type air ionizer is that there is no recurring annual replacement cost. The disadvantages are: it emits ozone which can damage rubber in equipment; EMI (Electro Magnetic Interference); and an imbalance in the stream of ions if not properly maintained, therefore necessitating frequent preventive maintenance.

The advantages of the nuclear type air ionizer are low maintenance, no ozone, no EMI and no imbalance problems. The disadvantages are that it requires careful handling because of the radioactive source, and the annual recurring cost to replace the radioactive source.

The selection of air ionizers must be done with care with awareness of the above limitations. The squirrel cage ionized air blower has been proven to produce a significantly more even distribution of ion patterns than does a conventional fan blower design.

15



ESD PROTECTION PROGRAM

Maintenance

ESD protective floor and table coverings must be properly maintained. Do not wax over them. Cleaners must not degrade their electrical properties. Vacuum to remove loose particles, followed by a wet mop with a solution of mild detergent and hot water.

Periodic Audits

At Linear Technology Corporation periodic audits are conducted to check on the following at least once a month, unless otherwise noted.

- · Compliance with ESD control procedures.
- Ensure that the conductive ground cord connection is intact by measuring the series resistance to ground with an ohmmeter.
- Ensure that wrist straps are still functional by measuring the resistance from the person to ground. The ground lead of the ohmmeter is connected to the ground connection of the wrist strap, and the positive lead is connected to a stainless steel electrode (one inch in diameter, and three inches long #304 stainless steel) which is held by the person. This test method not only checks the resistance of the series resistor, but also resistance through the ground cord and also any contact resistance between the wrist strap and the person's skin. This test procedure is required when wrist straps with an elastic nylon band with interwoven metallic strands are used, since the metallic strands breakdown with prolonged use. This monitor frequency may be shortened depending on audit results.

 Measure the surface resistivity of conductive or static dissipative table tops once every 6 months using ASTM-F-150-72, ASTM-D-257 or ASTM-D-991 test methods as appropriate.

Materials Selection and Specification


Based on the tremendous amount of ESD protective materials available, it is important that materials are selected based on a stringent qualification. Once the materials have been selected and specifications defined, a material procurement specification needs to be initiated that defines the materials and quality requirements to the vendor. One of the major pitfalls is to procure material in haste, e.g., a wrist strap, only to find out it does not perform reliably.

The SOAR-1 report titled "ESD Protective Material and Equipment: A Critical Review" published by the Rome Air Development Center is an excellent reference on the various types of ESD protective materials available.

At Linear Technology Corporation a minimum of three manufacturing lots from a potential vendor are subjected to qualification testing per the requirements of the material procurement specification for ESD protective materials. The vendor is considered qualified only when all three lots are found to be acceptable. Once vendors have been qualified, all incoming ESD protective materials are subjected to a stringent incoming inspection.

The following table summarizes a sample material and test specification for ESD protective materials.

Wrist Strap Resistance Test Set-Up



MATERIAL	PROPERTIES/DESCRIPTION	TEST METHODS		
Wrist Strap	Insulated coil cord with a 1MΩ ± 10%, ¼W minimum series resistor molded into snap fastener (at wrist end), and an elastic wrist band with inner metallic filaments and insulative exterior.	Measure series resistance with ohmmeter. Apply normal tug to both ends of strap and remeasure series resistance Resistance must be between 0.8 to 1.2MQ.		
Conductive or Static Dissipative Table and Floor Coverings, Conductive Tote Boxes, Conductive Shoe Straps	Must not shed particles Must not support bacterial or fungal growth Conductive: surface resistivity < 10 ⁵ \(\Omega\)/square. Static Dissipative: surface resistivity > 10 ⁵ and < 10 ⁹ \(\Omega\)/square.	Test per ASTM-F-150-72, ASTM-D-257, ASTM-D-991 (for surface resistivity $<$ 10 $^6\Omega$ /square).		
Conductive Foam Shall not contain more than 30ppm Cl, K, Na when a quantitative chemical analysis is performed Must not support bacterial or fungal growth		With devices inserted into the foam, the foam must not cause lead corrosion after a 24 hour 85°C/85% RH temperature/humidity storage.		
Antistatic and Conductive Dip Tubes	Must not exhibit an oily-like film Must not exhi	Must meet an Electrostatic Decay test per Federal Test Method Standard 101 Test Method 4046. Material charged to 5000V must be discharged to 1% of its initial value (50V) in 2 seconds after a 24 hour conditioning at 15% relative humidity.		
Antistatic and Conductive Bags	Antistatic bags must meet MIL-B-81705 type 2 Conductive bags must meet MIL-B-117 and sealing requirements of MIL-B-81705 Must not support bacterial or fungal growth	Test method for antistatic bags same as for antistatic/ conductive dip tubes. Test method for conductive bags same as for conductive table/floor coverings.		
Static Eliminators/Ionized Air Blowers	Ozone level: 0.1ppm maximum for 8 hour exposure Noise: 60dB maximum EMI: non-detectable when measured 6 inches away	Voltage Decay test: A non-conductive sheet of material charged to 5kV must be discharged to 1% of its initial value (50V) in 2 seconds at a distance of 2 feet from the ionizer or larger distance if application calls for a larger distance.		

Training and Certification Program

The training program should be developed to increase ESD awareness and to assist all personnel in complying with the ESD control specification. The program should include:

- 1. A discussion on "What is Static Electricity?"
- 2. How ESD affects ICs
- 3. Estimated cost of ESD related losses
- 4. Materials and equipment for controlling static
- 5. The importance of wearing the wrist strap
- 6. The importance of an audit program
- Encourage floor personnel to feedback any ESD potential areas to the ESD task force

ESD training should be incorporated into the personnel training and certification program. At Linear Technology Corporation only fully trained and certified personnel are allowed to do actual production work. To help increase

ESD awareness, it is often a good idea to show ESD awareness films and video tapes which are available from a variety of sources (Reference 3 provides a list of films and video tapes). Personnel are retrained and recertified at a minimum frequency of once per year.

Measuring the Benefits

Where possible, the benefits of an ESD Protection Program should be tracked and quantified. The two yardsticks used at Linear Technology Corporation are final test yields and QA electrical average outgoing quality (AOQ). Since the implementation of this program, there has been a significant improvement in final test yields especially on static sensitive CMOS devices. With the elimination of ESD as a potential failure cause, the electrical AOQ has averaged well under 100ppm for all products combined. Improvements such as this help to provide positive feedback to manufacturing and support personnel on the importance of an ESD Protection Program, and also help to ensure its continuing success.



ESD PROTECTION PROGRAM

References			
1. DOD-STD-1686	Electrostatic Discharge Control Program for Electrical and Elec- tronic Parts, Assemblies and	5. EOS-1, EOS-2, etc.	Electrical Overstress/Electro- static Discharge Symposium Pro- ceedings 1979 to current year.
2. DOD-HDBK-263	Equipment. Electrostatic Discharge Control	6. MIL-STD-883	Test Methods and Procedures For Microelectronics
	Handbook for Electrical and Electronic Parts, Assemblies and Equipment.	7. MIL-M-38510	Microcircuits, General Specification for
3. SOAR-1	State-of-the-Art Report ESD Pro-	8. MIL-M-55565	Microcircuits, Packaging of
A045, Material charged K-of fluibilities value (50V) Contag at 15 % telative	tective Materials and Equipment: A Critical Review, published by the Rome Air Development	9. MIL-M-81705	Barrier Materials, Flexible, Electrostatic—Free, Heat Sealable
	Center.	10. FED-STD-101	Preservation, Packaging and
4. VZAP-2 Israele n to teers will enter the street of the service of more than to be compared to the service of the service o	Electrostatic Discharge (ESD) Susceptibility Data published by the Rome Air Development Center.		Packing Materials Test Procedures; Test Methods. 4046: Electrostatic Properties of

Linear Technology has an active Statistical Process Control (SPC) System. It operates via the interrelated mechanisms of: a structure, control charts with built-in contingency action plans, operational area documentation (flowcharts and control plan details), an SPC training program, each of which is defined in the Company's officially controlled SPC specification.

STRUCTURE

At the core of the SPC system are the Process (or Preventive) Action Teams (PATs). These cross-functional teams are comprised of individuals directly involved with a process element or problem. In a production operation, they typically involve production operators, lead operators, maintenance, engineering, and/or supervision. In a non-production operation, the PATs are comprised of operating employees and representatives of related functions.

Each operating group (e.g., Wafer Fab) has a formal SPC presence in the form of a SPC Quality Control Team (QCT). These SPC QCTs are comprised mostly of the manager and staff of that particular operating unit bearing the responsibility to implement and maintain SPC within their respective areas.

This QCT structure is the leadership of that operating unit, and as such, sanctions the various PATs within its jurisdiction as they implement and maintain SPC and/or solve specific problems in their respective areas. In addition, the QCT conducts monthly reviews of SPC charts, action items, and new programs.

The QCTs, in turn, report to the SPC Steering Committee. This body consists of the President, Chief Operating Officer, Vice President of Operations, Vice President of Quality & Reliability, and the SPC Manager. Thus, it has the corporate leadership responsibility for SPC at Linear Technology.




Figure 1. Linear Technology Corporation SPC Quality Control Teams

CONTROL CHARTS

The control charts at Linear Technology are manually charted by the operators to insure they are the custodians of the process, its trends, and defined corrective measures (as opposed to computerized SPC charting).

The contingency action plan, known as the Out-of-Control Action Plan (OCAP), defines the specific corrective actions when the process experiences out-of-control situations. No control chart is put in place without an OCAP. This strategy has in effect empowered the work force, while freeing the Engineering staff for systematic and continuous improvement.

FLOW CHARTS AND CONTROL PLAN DETAILS

The flow charts serve to graphically display the flow of products in each operational area, as well as define and communicate the critical nodes of that operation. The

LINEAR

STATISTICAL PROCESS CONTROL

details of each critical node are defined in the Control Plan Detail, which serves as a planning, reporting, and communication tool.

An example of a flow chart and the related Control Plan Detail for one operational area (e.g., The Wafer Fabrication Area) Figure 2, and Table 1 follows:




Figure 2. General Bipolar Wafer Fabrication Flow Chart

TRAINING PROGRAM

In order to pursue and continue the smooth operation of the SPC System within LTC, an all-encompassing instructional program for employees was initiated according to the following plan.

Each employee designated for SPC training is classified into one of three groups, and attends the specific classroom instruction for that classification. The courses and length of training (hours) for each group are designated in Table 2.

The content of the Training Courses is as follows:

BASIC SPC: Philosophy of SPC, concepts of variation, control, capability; tools and techniques for control and capability, including histograms, capability studies, control charting; basic problem solving, including normality, brainstorming, cause and effect diagramming, Pareto analysis, capability index/ratio.

ADVANCED SPC: Review of basic concepts, fundamentals of Measurement System Evaluation (Gage R&R), process capability studies, determination and use of control charts, i.e., Xbar & R, Median & R, X & Moving R, p, np, u, and c chart techniques. Chart interpretation and the basics of attributes sampling system.

Table 1. Linear Technology Corporation Process Control Plan Detail for Bipolar Wafer Fab

SPC Node and Process	Critical Features	Measurement Method	Sample Size	Sample Frequency	SPC Control System	MSE (Gage R and R)	Process Cp	Capability Cpk
(SPC-1) Epi	Resistivity	4-Point Probe	2	Batch	X and Moving R Chart	Acceptable	1.59-1.89	1.15-1.37
Growth	Deposition Rate (Thickness)	Nicolet	2	Batch	Run Chart	Acceptable	oblems in the contract of the	2.54-4.17
(SPC-2) Base Mask	CDs	OSI-VLS1	1 Site/ 5 Wafers	Batch	Xbar and R Chart	Acceptable	1.43	1.22
(SPC-3) Base Deposition	Sheet Resistance	4-Point Probe	3 Sites/ 3 Wafers	Batch	Xbar and R Chart	Acceptable	1.34-1.96	1.29-1.68
(SPC-4) Metal Deposition	Thickness By Resistivity	4-Point Probe	2	Batch	Xbar and R Chart	New Gauge is Now Acceptable	2.23-2.38	2.2-2.3
(SPC-5) LPOM	Thickness	Nanospec	5 Sites/ 3 Wafers	Batch	Xbar and R Chart	Acceptable	0.95	0.74

Table 2.

Group #	Trainee Audience	Basic SPC	Advanced SPC	D.O.E.	TEAM ORG.	TOTAL
1	Engineering (Technical)	15	20	40	4	79
2	Management/Supervision Technicians	15	20	_	4	39
3	Operators	15	10 NOVE 11 S. NO.	_		_ 15

DESIGN OF EXPERIMENTS: Philosophy and need of experimental design, experimental methodologies utilizing Fisher & Taguchi concepts. Response Surface Methodology for parameters and tolerance designs, including ANOVA, and analysis of co-variance.

TEAM ORGANIZATION: An outline of the SPC organization within Linear Technology, the concepts of the SPC Quality Control Teams (SPC QCTs) and Preventive/Process Action Teams (PATs). Strategies for Detailed Control Plans and Out-of-Control Action Plans (OCAPs). Concepts of team effectiveness.

Manufacturing Excellence

One of the Linear Technology goals is *manufacturing excellence*. The traditional SPC techniques seek to produce processes that are capable and in control. To improve those processes and to determine rational parameters and specification tolerance of new products and processes requires the *Design of Experiments* (DOEs) methodology.

Linear Technology actively pursues the screening techniques described by Fisher as well as the optimization techniques of Box and Taguchi. These latter techniques, known as *Response Surface Methodology* and *Taguchi Methods*, are particularly useful in developing robust products and processes, with a minimum of sensitivity to process variation.

Contribution to Quality

Contribution to quality improvement has evolved from one dominated by ATTRIBUTE INSPECTION (pass/fail) to one involving a mixture of SPC and attribute inspection. As we

progress further, the contribution of Design of Experiments will become significant. Products and processes developed using the DOE tools will have the *quality built-in*. The consequence of this built-in quality is predictable performance at the lowest possible cost.




Figure 3. The Semiconductor Quality Evolution

The concepts of SPC and DOE have already been institutionalized within Linear Technology and will provide the methodology to ensure a process of continuing improvement.



SURFACE MOUNT PRODUCTS

Introduction

Linear Technology Corporation was founded in 1981 to address the growing demand for high performance and superior quality linear integrated circuits.

Today, Linear Technology has successfully established a leadership position by introducing and supplying leading edge products in each of the industry's basic functional groups — op amps, comparators, voltage regulators, references, switched-capacitor filters, interface, data conversion, and a variety of special function CMOS devices, in all major package styles.

Early on, Linear Technology made the commitment to provide advanced technology, *surface mount packaging*. This made Linear Technology the first company to offer true precision and high performance linear devices across the full range of functional categories, plus many of the popular second-source devices in JEDEC Standard SO-8, 14, 16 and SOL-16, 18 and 20 pin packages.

The continuing demand for more complete surface mount designs has spurred the introduction of two power surface mount packages by LTC — the 3 lead SOT-223 and the DD package available in 3, 5, and 7 lead versions. Many LTC power products are now being introduced in these packages which, for the first time, enables high power designs to be realized using 100% surface mount devices. Support for Linear Technology's surface mount devices includes service for tape and reel, antistatic rails, quality and reliability data, and data sheets on each product.

Linear Technology intends to address customer demand for surface mount devices where technology and die sizes permit, making the combination of small package size and high performance linear devices readily available to our users. This section contains information summarizing Linear Technology's capabilities and services for surface mount packaged products, as well as specific device data sheets.

Package Descriptions

Linear Technology's SO packages conform to Standard JEDEC SOIC outlines.

In some instances, an LTC product available in an 8-pin standard DIP package is offered in a 16-pin SOL package. This covers the situation where the die is too large to be accommodated by the smaller SO-8 package. Although it is preferable for an SO-8 device to have the same pinout as the standard 8-pin dual-in-line version, some devices necessitate a rotation of the die to fit in the SO-8 package. Please refer to the applicable SO device data sheet, or consult with the factory to verify exact pinouts for each device.

Electrical Specifications

Wherever possible, electrical specifications for a surface mount technology (SMT) device are the same as the plastic molded equivalent. Exceptions to this are identified by the omission of the standard product electrical grade designator from the part number.

For example:

- LT1013DS8 has the same electrical specifications as LT1013DN8, since the "D" is common to both product numbers.
 - LT1012S8 has one or more different electrical specifications than LT1012CN8, as the "C" is missing from this product designator suffix.

Please consult the appropriate SMT package data sheet for complete electrical specifications.




Marking


Because of the limited space available for part marking on some SMT packages, abbreviated marking codes are used to identify the device. These codes, if used, are identified in the individual SMT package data sheets.

Recommended Solder Pads

SO-8, SO-14, SO-16




SOL-16, SOL-18, SOL-20, SOL-24, SOL-28



Lead Finish and Solderability

Lead finish is electroplated, lead-tin, with a low carbon content. Solderability meets the requirements of MIL-STD-883C, Method 2003. Recommended solder pads are given in Figure 1.







Figure 1. Recommended Solder Pads








Figure 1. Recommended Solder Pads (Continued)

Wave and Reflow Soldering

Following are the recommended procedures for soldering surface mount packages to PC boards.

1. Wave Soldering and analysis TM2 halds believed at

- · Use solder plating boards.
- · Dispense adhesive to hold components on board.
- · Place components on board.
- Cure adhesive per adhesive manufacturer's specification.
- . Foam flux using RMA (Rosin Mildly Activating) flux.
- Wave solder using a dual wave soldering system at 240°C to 260°C for 2 seconds per wave.
- · Clean board.

2. Reflow Soldering

- · Use solder plating boards.
- · Screen solder paste on board.
- · Mount components on board.
- Bake for 15-20 minutes at 65°C to 90°C.
- Preheat to within 65°C of the solder temperature.
- Reflow solder paste. The solder paste temperature must be 200°C for at least 30 seconds. LTC recommends vapor phase or infrared reflow systems for best performance.
- · Clean boards.
- Hand soldering of DD and SOT-223 packages is not recommended

Thermal Information

Table 1 shows the range of junction-to-ambient thermal resistance of SO and SOL devices mounted on a PCB of FR4 material with copper traces, in still air at 25°C. θ_{JA} with a ceramic substrate is about 70% of the FR4 value. Maximum power dissipation may be calculated by the following formula:

$$P_{D \text{ MAX}}[TA] = \frac{T_{j \text{ MAX}} - T_{A}}{\theta_{JA}}$$



where T_{i MAX} = Maximum operating junction temperature.

T_A = Desired ambient operating temperature.

 θ_{JA} = Junction-to-ambient thermal resistance.

Table 1. Typical Thermal Resistance Values

SO-8	150° to 200°C/W	SOL-18	70° to 100°C/W
SO-14	100° to 140°C/W	SOL-20	70° to 90°C/W
SO-16	90° to 130°C/W	SOL-24	60° to 80°C/W
SOL-16	85° to 100°C/W	SOL-28	55° to 75°C/W

Conditions: PCB mount on FR4 material, still air at 25°C, copper trace.

Thermal resistance for power packages (DD and SOT-223) depends greatly on the individual device type. Please consult the device data sheets for thermal information.

More current data, by device type, may be obtained by contacting Linear Technology Corporation, Marketing Department.

Tape and Reel Packing

Tape and reel packing is available for all SO, SOL, SOT-223 and DD packages in accordance with EIA Specification 481-A. Table 2 lists the applicable tape widths, dimensions, and quantities for all LTC small-outline products. Consult factory for tape and reel pricing and minimum order requirements.

Table 2. Tape and Reel Packing Specifications

PACKAGE	TAPE SIZE	P COMPONENT PITCH	Po HOLE PITCH	REEL DIAMETER	PARTS PER REEL
SO-8	12mm	8mm	4mm	13"	2500
SO-14	16mm	8mm	4mm	13"	2500
SO-16	16mm	8mm	4mm	13"	2500
SOL-16	16mm	12mm	4mm	13"	1000
SOL-18	24mm	12mm	4mm	13"	1000
SOL-20	24mm	12mm	4mm	13"	1000
DD	24mm	16mm	4mm	13"	750
SOT-223	16mm	12mm	4mm	13"	2000

Plastic Tube Packing


Linear Technology SO, SOL, SOT-223 and DD packaged devices are packed in "antistatic" plastic tubes with the dimensions indicated in Figure 2. Unit quantities per tube are as listed in Table 3.

Table 3 Devices Per Tube


Table o. Devices	I OI IUDO		
SO-8	100 ea.	S0L-16	47 ea.
SO-14	55 ea.	S0L-18	40 ea.
SO-16	50 ea.	S0L-20	38 ea.
DD	50 ea.	S0L-24	32 ea.
SOT-223	78 ea.	S0L-28	27 ea.
	and the second second second second		

PLASTIC TUBE SPECIFICATIONS

SO Package Shipping Tube



SOL Package Shipping Tube



Length: 20.75 + 1/32 inches

Figure 2


Note 1: Tolerances: ± 0.010 unless otherwise specified.

Note 2: Material: anti-static treated rigid transparent PVC or rigid black conductive.

Note 3: Printing: "LTC logo, Linear Technology Corp., Antistatic" on top side of tube.

PLASTIC TUBE SPECIFICATIONS











Figure 2 (Continued)

TAPE AND REEL SPECIFICATIONS

Embossed Carrier Dimensions (12mm, 16mm, 24mm Tape Only)



Embossed Tape — Constant Dimensions

Tape Size		D	of prince E appoin	P ₀	t(Max.)	A ₀ B ₀ K ₀
12mm, 16mm, 24mm	1.5 0.059	+0.10 -0.0 +0.004 -0.0	1.75 ± 0.10 (0.069 ± 0.004)	4.0 ± 0.10 (0.157 ± 0.004)	0.400 (0.016)	See Note1

Embossed Tape Variable Dimensions

Tape Size	B ₁ Max.	D ₁ Min.	F	K Max.	P ₂	R Min.	W
12mm	8.2 (0.323)		5.5 ± 0.05 (0.217 ± 0.002)	6.5 (0.177)	2.0 ± 0.05 (0.079 ± 0.002)	30 (1.181)	12.0 ± 0.30 (0.472 ± 0.012)
16mm	12.1 (0.476)	1.5 (0.059)	7.5 ± 0.10 (0.295 ± 0.004)	6.5	2.0 ± 0.10	40 (1.575)	$16 \pm 0.30 \\ (0.630 \pm 0.012)$
24mm	20.1 (0.791)		11.5 ± 0.10 (0.453 ± 0.004)	(0.256)	(0.079 ± 0.004)	50 (1.969)	24 ± 0.30 (0.945 ± 0.012)

Note 1: A_0 B_0 K_0 are determined by component size. The clearance between the component and the cavity must be within 0.05 (0.002) min. to 0.65 (0.026) max. for 12mm tape, 0.05 (0.002) min. to 0.90 (0.035) max. for 16mm tape and 0.050 (0.002) min. to 1.00 (0.039) max. for

24mm tape and larger. The component cannot rotate more than 20° within the determined cavity, see Component Rotation.


Note 2: Tape and components shall pass around radius "R" without damage.




TAPE AND REEL SPECIFICATIONS

Component Rotation


Bending Radius



Tape Camber (Top View)




Tape Leader (Start/End) Specification (SO Packages)



TAPE AND REEL SPECIFICATIONS


SOT-223 Devices



USER DIRECTION OF FEED


SMP • 02

DD Pack Devices




SMP • 03

REEL DIMENSIONS



Reel Dimensions



Tape Size	A Max.	B Min.	С	D* Min.	N Min.	G	T Max.
12mm	330 (12.992)	1.5 (0.059)	13.0 ± 0.20 (0.512 ± 0.008)	20.2 (0.795)	50 (1.969)	$ \begin{array}{r} 12.4 & +2.0 \\ -0.0 \\ \left(0.488 & +0.078 \\ -0.0 \right) \end{array} $	18.4 (0.724)
16mm	360 (14.173)	1.5 (0.059)	13.0 ± 0.20 (0.512 ± 0.008)	20.2 (0.795)	50 (1.969)	$ \begin{array}{r} 16.4 & +2.0 \\ -0.00 \\ \left(0.646 & +0.078 \\ -0.00 \right) \end{array} $	22.4 (0.882)
24mm	360 (14.173)	1.5 (0.059)	13.0 ± 0.20 (0.512 ± 0.008)	20.2 (0.795)	50 (1.969)	$ \begin{array}{r} 24.4 & +2.0 \\ -0.00 \\ \left(0.961 & +0.078 \\ -0.00 \end{array}\right) $	30.4 (1.197)

^{*}Metric dimensions will govern.

English measurements rounded and for reference only.



SURFACE MOUNT PRODUCTS

SURFACE MOUNT DATA SHEETS LIST

LF398S8, Precision Sample and Hold Amplifier	9-113
LM318S8, High Speed Op Amp	
LM334S8, Constant Current Source and Temperature Sensor	
LM385S8-1.2/LM385S8-2.5, Micropower Voltage Reference	3-113
LT1001CS8, Precision Op Amp	
LT1004CS8-1.2/LT1004CS8-2.5, Micropower Voltage References	
LT1006S8, Precision, Single Supply Op Amp	
LT1007CS/LT1037CS, Low Noise, High Speed Precision Op Amps	
LT1007CS8/LT1037CS8, Low Noise, High Speed Precision Operational Amplifiers	
LT1009S8, 2.5 Volt Reference	
LT1012S8, Picoamp Input Current, Microvolt Offset, Low Noise Op Amp	
LT1013DS8, Dual Precision Op Amp	
LT1016CS8, Ultra Fast Precision Comparator	
LT1017CS/LT1018CS, Micropower Dual Comparator	
LT1017CS8/LT1018CS8, Micropower Dual Comparator	
LT1020CS, Micropower Regulator and Comparator	4-45
LT1021DCS8, Precision Reference	3-57
LT1028CS, Ultra-Low Noise Precision High Speed Op Amp	2-177
LT1028CS8, Ultra-Low Noise Precision High Speed Op Amp	2-38
LT1030CS, Quad Low Power Line Driver	10-9
LT1034CS8-1.2/LT1034CS8-2.5, Micropower Dual Reference	3-81
LT1054CS/LT1054IS, Switched Capacitor Voltage Converter with Regulator	5-35
LT1055S8/LT1056S8, Precision, High Speed, JFET Input Op Amps	2-231
LT1057S/LT1057IS, Dual JFET Input Precision High Speed Op Amps	2-247
LT1057S8/LT1057IS8, Dual JFET Input Precision High Speed Op Amps	2-44
LT1057S/LT1057IS, LT1058S/LT1058IS, Dual/Quad JFET Input Precision High Speed Op Amps	2-41
LT1080CS/LT1081CS, 5V Powered RS232 Driver/Receiver with Shutdown	10-51
LTC1043CS, Dual Precision Instrumentation Switched-Capacitor Building Block	11-31
LTC1044CS8, Switched Capacitor Voltage Converter	5-21
LTC1052CS, Chopper-Stabilized Op Amp (CSOA™)	2-217
LTC1059CS, High Performance Switched Capacitor Universal Filter	7-11
LTC1060CS, Universal Dual Filter Building Block	7-35
LTC1061CS, High Performance Triple Universal Filter Building Block	
LTC1062CS, 5th Order Lowpass Filter	
OP-07CS8, Precision Op Amp	
SG3524S, Regulating Pulse Width Modulator	5-93

NOTE: Items in **BOLD** are in this Databook Supplement, items not in bold are in 1990 Databook. Most recent products contain the surface mount device specifications in the main data sheet, therefore this list should not be considered representative of our full product offering. Please see the next pages.



Surface Mount Small Outline (SO) and SOT Device Packaging

Linear Technology now offers a continually increasing number of high performance CMOS and bipolar linear devices in surface mount packages. At the time of this printing, the following device types were available from LTC packaged in the SO (Small

Outline Package), SOL (Large Outline) and the SOT-223 packages per the JEDEC standard outlines. For pinout configuration and electrical specification limits consult either your LTC sales representative or the factory.

PRODUCT	de ribe i	NOTES	DESCRIPTION
Operational	Amplific	ers	& Shuttaen
LF398	S8	2	Sample & Hold Amp
LM318	S8	2	Fast Op Amp
LT1001C	S8	2	Precision Op Amp
	S8	2	
LT1006			Precision Single Supply Op Amp
LT1007C	S	2, A	Low Noise, High Speed Op Amp
LT1007C	S8**	5	Low Noise, High Speed Op Amp
LT1008	S8	2	Uncompensated, Picoamp Input Current, Precision Op Amp
LT1012	S8	1,2	Picoamp Input Current, Precision Op Amp
	S8		
LT1013D		2, B	Dual Precision Single Supply Op Amp
LT1013I	S8	3, B	Dual Precision Single Supply Op Amp
LT1014D	S	4, 5, A	Quad Precision Single Supply Op Amp
LT101411	S	3, A	Quad Precision Single Supply Op Amp
LT1028C	S	2, A	50MHz, 11V/μs, 1nV/√Hz Op Amp
LT1037C	S	2. A	High Speed Precision Op Amp
LT1037C	S8**	5	High Speed Precision Op Amp
LT1055	S8	2	JFET Input, High Speed, Precision Op Amp
LT1055	S8	2	JFET Input, High Speed, Precision Op Amp
LT1057	S	2, A	Dual JFET Input, High Speed, Precision Op Amp
LT1057	S8	2, B	Dual JFET Input, High Speed, Precision Op Amp
LT10571	S	2, A	Dual JFET Input, High Speed, Precision Op Amp
LT10571	S8	2, D	Dual JFET Input, High Speed, Precision Op Amp
LT1058	S	A	Quad JFET Input, High Speed, Precision Op Amp
LT1058I	S	A	Quad JFET Input, High Speed, Precision Op Amp
LT1077	S8	1	Precision Micropower Op Amp
LT1078	S	3, A	Dual Precision Micropower Op Amp
LT1078	S8	2, B	Dual Precision Micropower Op Amp
LT1078I	S	A	Dual Precision Micropower Op Amp
LT1078I	S8	2, D	Dual Precision Micropower Op Amp
LT1079	S	3, A	Quad Precision Micropower Op Amp
LT1079I	S	A	Quad Precision Micropower Op Amp
LT1097	S8	1	Low Cost, Low Power, Precision Op Amp
LT1115C	S	1, A	50MHz, 11V/µs, 1nV/√Hz Audio Op Amp
LT1122C	S8	1	Fast Settling, JFET Input Op Amp
LT1122D	S8	THE P	
			Fast Settling, JFET Input Op Amp
LT1124C	S8	1	Dual Low Noise, High Speed, Precision Op Amp
LT1125C	S	1, A	Quad Low Noise, High Speed, Precision Op Amp
LT1126C	S8	1	Decomp Dual Low Noise, High Speed, Precision Op Amp
LT1127C	S	1, A	Decomp Dual Low Noise, High Speed, Precision
	id ma	10012 10	Op Amp
LT1178	S	1, A	Dual Precision Micropower Op Amp
LT1179	S	1. A	
			Quad Precision Micropower Op Amp
LT1190C	S8	1, 5, C	50MHz High Speed Video Op Amp
LT1191C	S8	1, 5, C	90MHz High Speed Video Op Amp
LT1192C	S8	1, 5, C	350MHz (A _V ≥ 25)High Speed Video Op Amp
LT1193C	S8	1, 5, C	80MHz (Adj Gain) High Speed Video Op Amp
LT1194C	S8	1, 5, C	35MHz (A _V = 10) Fixed Differential High Speed Video Op Amp
LT1223C	S8	1	100MHz Current Feedback Amplifier
	S8	1	
LT1224C		The second second	Very High Speed Op Amp
LT1228C	S8	1, 5, C	100MHz Current Feedback Amplifier w/DC Gain Control
LT1229C	S8	1, 5, C	Dual 100MHz Current Feedback Amplifier
LT1230C	S	1, 5, C	Quad 100MHz Current Feedback Amplifier
LTC1047C	S	1, A	Dual Micropower Chopper Stabilized Op Amp w/ Internal Caps
LTC1049C	S8	1	Low Power Chopper Stabilized Amplifier w/
1 7010505	-		Internal Caps
LTC1050C	S8	1	Chopper Stabilized Op Amp w/Internal Caps
LTC1051C	S	1, A	Dual Chopper Stabilized Op Amp w/Internal Caps

PRODUCT	- Action of	NOTES	DESCRIPTION
LTC1052C	S	2, A	Low Noise Chopper Stabilized Op Amp
LTC1053C	S	2, A	Quad Precision Chopper Stabilized Op Amp w/ Internal Caps
LTC1150C	S8	1	±15V Chopper Stabilized Op Amp w/Internal Caps
OP-07C	S8	2	Precision Op Amp
OP-470G	S	1	Quad Low Noise, Precision Op Amp
Instrumental	-		adda Edw Noise, i redision op Amp
			Observe Obstilling d Instrumentation Asse
LTC1100C	S	1, A	Chopper Stabilized Instrumentation Amp
LT1101	Total Inc.	3	Precision Micropower Instrumentation Amp
Comparators		Carriery	uniso vened at 8 A.J. at B. of 1997.07.J.
LT1016C	S8	2	High Speed Comparator
LT10161	S8	6, D	High Speed Comparator
LT1017C	S	2, A	Micropower Dual Comparator
LT1018C	S	2, A	Micropower Dual Comparator
LTC1040C	S	4, 5, A	Micropower Dual Sampling Comparator
Data Acquisi	tion	O saight s	AND THE STATE OF THE PROPERTY AND THE PR
LTC1090C	S	4,5,A,C	10-Bit ADC with 8 Ch MUX & S/H
LTC1093C	S	4,5,A,C	10-Bit ADC with 6 Ch MUX & S/H
LTC1099C	S	5, C	8-Bit High Speed ADC with S/H
LTC10991	S	9, C	8-Bit High Speed ADC with S/H
LTC1290BC	S	5, A, C	12-Bit ADC with 8 Ch MUX & S/H
LTC1290CC	S	5, A, C	12-Bit ADC with 8 Ch MUX & S/H
LTC1290DC	S	5, A, C	12-Bit ADC with 8 Ch MUX & S/H
LTC1294BC	S	5, A, C	12-Bit ADC with 8 Ch MUX & S/H
LTC1294CC	S	5, A, C	12-Bit ADC with 8 Ch MUX & S/H
LTC1294DC	S	5, A, C	12-Bit ADC with 8 Ch MUX & S/H
Regulators*	PWMs,	DC to DC	Converters
LT1020C	S	2. A	μPower Low Dropout Regulator w/Comparator
LT1020I	S	2,7,A,D	μPower Low Dropout Regulator w/Comparator
LT1072C	S	4. A	40kHz 1.25A Switching Regulator
LT1072C	S8	3, C	40kHz 1.25A Switching Regulator
LT1076C	R-5	2	2A Step-Down Switching Regulator w/Shutdown, 7-Lead DD Pkg, 5V
LT1086C	M	2	1.5A Low Dropout Regulator, 3-Lead DD Pkg
LT1117C	ST	1	Low Dropout 800mA Adjustable Regulator
LT1117C	ST-5	1	Low Dropout 800mA Regulator, 5V
LT1117C	ST-2.85	1	Active SCSI-2 Terminator, 2.85V
LT1171C	Q	2	100kHz 2.5A Switching Regulator, 5-Lead DD Pkg
LT1172C	S	4. A	100kHz 1.25A Switching Regulator
LT1172C	S8	3, C	100kHz 1.25A Switching Regulator
SG3524	S	2	Pulse Width Modulator
LT1073C	S8,	1	μPower Switching Regulator Works Down
	S8-5,	NAU'S	to 1V Input. Adjustable & Fixed +5V, +12V
	S8-12		Outputs
LT1109C	S8-5,	1	μPower DC to DC Converter w/Shutdown &
	S8-12	HANK S	100kHz Switching Frequency, Fixed +5V & +12V Outputs.
LT1110C			
	S8,	1	μPower DC to DC Converter Works Down to 1V
	S8, S8-5,	1	μPower DC to DC Converter Works Down to 1V Input. Adjustable & Fixed +5V, +12V Outputs
		1900	
LT1111C	S8-5,	1	Input. Adjustable & Fixed +5V, +12V Outputs
LT1111C	S8-5, S8-12	1	
LT1111C	\$8-5, \$8-12 \$8, \$8-5,	1	Input. Adjustable & Fixed +5V, +12V Outputs µPower Switching Regulator Works Down to 2V Input. Adjustable and Fixed +5V, +12V Outputs.
	\$8-5, \$8-12 \$8, \$8-5, \$8-12	1	Input. Adjustable & Fixed +5V, +12V Outputs µPower Switching Regulator Works Down to 2V Input. Adjustable and Fixed +5V, +12V Outputs. Low Dropout Regulator Driver
LT1123C	\$8-5, \$8-12 \$8, \$8-5, \$8-12 \$8-2.85	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Input. Adjustable & Fixed +5V, +12V Outputs µPower Switching Regulator Works Down to 2V Input. Adjustable and Fixed +5V, +12V Outputs. Low Dropout Regulator Driver 1.25A High Efficiency 100kHz Switching Reg
LT1123C LT1172C	S8-5, S8-12 S8, S8-5, S8-12 S8-2.85 S8		Input. Adjustable & Fixed +5V, +12V Outputs µPower Switching Regulator Works Down to 2V Input. Adjustable and Fixed +5V, +12V Outputs. Low Dropout Regulator Driver 1.25A High Efficiency 100kHz Switching Reg µPower Switching Regulator for Inputs
LT1123C LT1172C	S8-5, S8-12 S8, S8-5, S8-12 S8-2.85 S8		Input. Adjustable & Fixed +5V, +12V Outputs µPower Switching Regulator Works Down to 2V Input. Adjustable and Fixed +5V, +12V Outputs. Low Dropout Regulator Driver 1.25A High Efficiency 100kHz Switching Reg
LT1123C LT1172C	S8-5, S8-12 S8, S8-5, S8-12 S8-2.85 S8 S8, S8-5,		Input. Adjustable & Fixed +5V, +12V Outputs µPower Switching Regulator Works Down to 2V Input. Adjustable and Fixed +5V, +12V Outputs. Low Dropout Regulator Driver 1.25A High Efficiency 100kHz Switching Reg µPower Switching Regulator for Inputs Greater Than 2V. Adjustable and Fixed +5V, +12V



Surface Mount Small Outline (SO) and SC

PRODUCT	1655-11	NOTES	DESCRIPTION
Switched Capa	acitor Co	nverters	
LT1054C	S	2. A	100mA Switched Capacitor Voltage Converter
LT1054I	S	2, A	100mA Switched Capacitor Voltage Converter
LTC1043C	S	2, A	Dual Precision Instrumentation Switched
21010430	100	2, 0	Capacitor Building Block
LTC1044C	S8	2	Switched Capacitor Voltage Converter
		1	
LTC1046C	S8		50mA Switched Capacitor Voltage Converter
LTC1046CI	S8	1, C	50mA Switched Capacitor Voltage Converter
Switched Capa	acitor Fil	ters	of all actions to go new and
LTC1059C	S	2	2nd Order Universal Filter
LTC1060C	S	2, A	Dual 2nd Order Universal Filter
LTC1061C	S	2, A	Triple 2nd Order Universal Filter
LTC1062C	S	2, 7, A	5th Order Lowpass Filter (Patented)
LTC1064C	S	1, 7, A	100kHz Quad 2nd Order Universal Filter
LTC1064-1C	S	1, 7, A	8th Order Cauer Lowpass Filter
LTC1064-2C	S	1, A	8th Order Butterworth Lowpass Filter
LTC1064-3C	S	1. A	8th Order Bessel (Linear Phase) Lowpass Filter
LTC1064-4C	S	1, 7, A	8th Order Cauer/Transitional Lowpass Filter
LTC1064-XXC		Α Α	High Speed, Low Noise Quad Semi-Custom Filte
LTC1164C	S	1. 7. A	Low Power Quad 2nd Order Universal Filter
LTC1164-XXC		Α Α	Low Power, Low Noise Quad Semi-Custom Filte
And the second	J	М	LOW I OWEI, LOW NOISE QUAU SEITH-GUSTOTH FILE
References	HS 300	11 10 8	CTOTAGOC S - FARAC COMMADD with
LM334	S8	2	Constant Current Source & Temp. Sensor
LM385	S8-1.2	2	1.2V Bandgap Voltage Reference
LM385	S8-2.5	2	2.5V Bandgap Voltage Reference
LM385B	S8-1.2	5, D	1.2V Bandgap Voltage Reference
LM385B	S8-2.5	5, D	2.5V Bandgap Voltage Reference
LT1004C	S8-1.2	2	1.2V Bandgap Voltage Reference
LT1004C	S8-2.5	2	2.5V Bandgap Voltage Reference
LT1004I	S8-1.2	8. D	1.2V Bandgap Voltage Reference
LT1004I	S8-2.5	8. D	2.5V Bandgap Voltage Reference
LT1009	S8	2	2.5V Reference
LT1009I	S8	8. D	2.5V Reference
LT1019C	S8-2.5	4, 5, C	2.5V Buried Zener Precision Reference
LT1019C	S8-4.5	5. C	4.5V Buried Zener Precision Reference
LT1019C	S8-5	5. C	5V Buried Zener Precision Reference
LT1019C	S8-10	5, C	10V Buried Zener Precision Reference
LT1021DC	S8-5	2. C	5V Buried Zener Precision Reference
LT1021DC	S8-7	2, C	7V Buried Zener Precision Reference
LT1021DC	S8-10	2, C	10V Buried Zener Precision Reference
LT1034C	S8-1.2	2, C	Micropower Dual Reference: 1.2V, +7V
LT1034C	S8-2.5	2, C	Micropower Dual Reference: 2.5V, +7V
LT1431C	S8	1, C	Programmable Reference
LT1431I	S8	1, C	Programmable Reference
Interface Circu	ıits	or to be a	The state of the s
LT1030C	S	1, 2	Quad Low Power Line Driver
LT1032C	S	4, 5, A	Quad Low Power Line Driver with Response Tim
			Control
LT1039C	S	1, A	3 TX/3 RX RS232 XCVR with Shutdown
LT1039I	S	Puper la	3 TX/3 RX RS232 XCVR with Shutdown
LT1039C	S16	5, C	3 TX/3 RX RS232 XCVR
LT1080C	S	2, A	Dual RS232 XCVR with +5V to ±9V Pump &
		to Park	Shutdown
LT1080I	S	9, D	Dual RS232 XCVR with +5V to ±9V Pump
LT1081C	S	2, A	Dual RS232 XCVR with +5V to ±9V Pump &
		or been	Shutdown
LT1081I	S	9, D	Dual RS232 XCVR with +5V to ±9V Pump
LT1130C	S	1, A	5 TX/5 RX RS232 XCVR with +5V to ±9V Pump
LT1131C	S	1, A	5 TX/4 RX RS232 XCVR with +5V to ±9V Pump
21010		., ^	& Shutdown
LT1132C	2	1, A	5 TX/3 RX RS232 XCVR with +5V to ±9V Pump
LT1133C	S	1, A	3 TX/5 RX RS232 XCVR with +5V to ±9V Pump
LITIUUU			
LT1134C	S	1, A	4 TX/4 RX RS232 XCVR with +5V to ±9V Pump

4 TX/5 RX RS232 XCVR with +5V to ±9V Pump & Shutdown 3 TX/5 RX RS232 XCVR with +5V to ±9V Pump & Shutdown 5 TX/3 RX RS232 XCVR with +5V to ±9V Pump & Shutdown 4 TX/4 RX RS232 XCVR, +5V/+12V Powered with Shutdown 5 TX/3 RX RS232 XCVR with Shutdown 5 TX/5 RX RS232 XCVR with Shutdown Dual RS232 XCVR with +5V to ±9V Pump & Shutdown Dual RS232 XCVR with +5V to ±9V Pump & Shutdown Dual RS232 XCVR with +5V to ±9V Pump & Shutdown Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump & Shutdown Low Power Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump Low Power S4845 Interface Device Ultra Low Power RS485 Interface Device
3 TX/5 RX RS232 XCVR with +5V to ±9V Pump & Shutdown 5 TX/3 RX RS232 XCVR with +5V to ±9V Pump & Shutdown 4 TX/4 RX RS232 XCVR, +5V/+12V Powered with Shutdown 5 TX/3 RX RS232 XCVR with Shutdown 3 TX/5 RX RS232 XCVR with Shutdown Dual RS232 XCVR with +5V to ±9V Pump & Shutdown Dual RS232 XCVR with +5V to ±9V Pump Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump Ultra Low Power RS485 Interface Device
5 TX/3 RX RS232 XCVR with +5V to ±9V Pump & Shutdown 4 TX/4 RX RS232 XCVR, +5V/+12V Powered with Shutdown 5 TX/3 RX RS232 XCVR with Shutdown 5 TX/3 RX RS232 XCVR with Shutdown Dual RS232 XCVR with +5V to ±9V Pump & Shutdown Dual RS232 XCVR with +5V to ±9V Pump & Shutdown Dual RS232 XCVR with +5V to ±9V Pump & Shutdown Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump & Shutdown Low Power Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump Ultra Low Power RS485 Interface Device
4 TX/4 RX RS232 XCVR, +5V/+12V Powered with Shutdown 5 TX/3 RX RS232 XCVR with Shutdown 3 TX/5 RX RS232 XCVR with Shutdown Dual RS232 XCVR with +5V to ±9V Pump & Shutdown Dual RS232 XCVR with +5V to ±9V Pump Dual RS232 XCVR with +5V to ±9V Pump & Shutdown Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump Ultra Low Power RS485 Interface Device
5 TX/3 RX RS232 XCVR with Shutdown 3 TX/5 RX RS232 XCVR with Shutdown Dual RS232 XCVR with +5V to ±9V Pump & Shutdown Dual RS232 XCVR with +5V to ±9V Pump & Shutdown Dual RS232 XCVR with +5V to ±9V Pump & Shutdown Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump Ultra Low Power RS485 Interface Device
3 TX/5 RX RS232 XCVR with Shutdown Dual RS232 XCVR with +5V to ±9V Pump & Shutdown Dual RS232 XCVR with +5V to ±9V Pump Dual RS232 XCVR with +5V to ±9V Pump & Shutdown Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump & Shutdown Low Power Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump Ultra Low Power RS485 Interface Device
Dual RS232 XCVR with +5V to ±9V Pump & Shutdown Dual RS232 XCVR with +5V to ±9V Pump Dual RS232 XCVR with +5V to ±9V Pump & Shutdown Dual RS232 XCVR with +5V to ±9V Pump & Shutdown Dual RS232 XCVR with +5V to ±9V Pump & Shutdown Low Power Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump Ultra Low Power RS485 Interface Device
Shutdown Dual RS232 XCVR with +5V to ± 9V Pump Dual RS232 XCVR with +5V to ± 9V Pump & Shutdown Dual RS232 XCVR with +5V to ± 9V Pump & Dual RS232 XCVR with +5V to ± 9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump & Shutdown Low Power Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump Ultra Low Power RS485 Interface Device
Dual RS232 XCVR with +5V to ±9V Pump & Shutdown Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump & Shutdown Low Power Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump Ultra Low Power RS485 Interface Device
Shutdown Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump & Shutdown Low Power Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump Ultra Low Power RS485 Interface Ultra Low Power RS485 Interface Device
Low Power Dual RS232 XCVR with +5V to ±9V Pump & Shutdown Low Power Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump Ultra Low Power RS485 Interface Ultra Low Power RS485 Interface Device
±9V Pump & Shutdown Low Power Dual RS232 XCVR with +5V to ±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump Ultra Low Power RS485 Interface Ultra Low Power RS485 Interface Device
±9V Pump Low Power Dual RS232 XCVR with +5V to ±9V Pump Ultra Low Power RS485 Interface Ultra Low Power RS485 Interface Device
Low Power Dual RS232 XCVR with +5V to ±9V Pump Ultra Low Power RS485 Interface Ultra Low Power RS485 Interface Device Ultra Low Power RS485 Interface Device Ultra Low Power RS485 Interface Device
Ultra Low Power RS485 Interface Ultra Low Power RS485 Interface Device Ultra Low Power RS485 Interface Device Ultra Low Power RS485 Interface Device
Interface Ultra Low Power RS485 Interface Device Ultra Low Power RS485 Interface Device Ultra Low Power RS485 Interface Device
Ultra Low Power RS485 Interface Device Ultra Low Power RS485 Interface Device Ultra Low Power RS485 Interface Device
Ultra Low Power RS485 Interface Device Ultra Low Power RS485 Interface Device
Ultra Low Power RS485 Interface Device
The company of the part of the
and admiration the feet interface before
Micropower, Low Charge Injection, Quad CMOS
Analog Switch
Micropower, Low Charge Injection, Quad CMOS Analog Switch
Micropower, Low Charge Injection, Quad CMOS Analog Switch
Micropower, Low Charge Injection, Quad CMOS Analog Switch with Data Latches
Micropower, Low Charge Injection, Quad CMOS Analog Switch with Data Latches
ssor Supervisory
Microprocessor Supervisory Circuit

- 9. Metst existing industrial specs over 40°C to 85°C range.

 A. SOL (0.300 in. wide) large outline package.

 B. Non-standard pinout.

 C. Pinout is identical to DIP (through-hole) package.

 Pinout is identical to commercial temperature surface mount package.

 ** All TO-220 voltage regulators may be surface mounted using optional "Flow 32" lead bend.

 ** Data sheet for this product is in process.





INTRODUCTION

Linear Technology Corporation offers a wide variety of precision linear IC's in die form. It is our intent to offer dice electrically tested to levels which can be expected to yield the best possible performance in hybrid circuits. Complicating this task is the fact that many specifications given for our standard packaged products cannot be tested at the wafer level. Further, parameters which are 100% tested at wafer probe testing may shift during the die attach/assembly process.

There is a Dice Products Catalog available that contains ordering information and datasheets for obtaining dice products. Catalogs are available from your local LTC Sales Rep, or from LTC Communications at (800) 637-5545.

GENERAL INFORMATION

Electrical Testing

Dice are 100% tested in wafer form at 25°C to the DC limits shown on the dice data sheet for a given device type. Many LTC packaged products have multiple electrical grades associated with a basic die type. A cross reference appears on each dice data sheet indicating which die product grade should be ordered to optimize candidates to meet the specifications of the desired finished product grade. This information should be used as a guideline only since LTC does not guarantee electrical specifications after assembly. Since electrical testing is done only at 25°C, no absolute guarantee can be made regarding performance at other temperatures. Some LTC products require post-package trimming to overcome certain assembly related parameter shifts. Details on this trimming may be obtained by contacting the factory.

Visual Inspection

Dice are 100% visually inspected in accordance with MIL-STD-883, Method 2010 Condition B.

Chip Dimensions

Chip dimensions are as indicated on individual dice data sheets. Tolerance is ± 1 mil. Chip thickness ranges from

12 mils to 20 mils, depending on product type. Bond pad dimensions are 4.5 x 4.5 mils, minimum.

Topside Passivation

Linear Technology products are passivated with a two layer system: A proprietary deposited oxide gives a crack-free conformal coverage of metal and oxide steps. A plasma nitride overcoat protects the die from ionic contamination and scratches during handling, testing and assembly. Note that LTC uses fuse link and zener zap trimming techniques which require windows in the passivation over the trim points. This passivation system is a major contributor to the extremely high reliability demonstrated throughout millions of device-hours of accelerated testing of LTC devices in plastic and hermetic packages.

Topside Metallization

The metallization is a minimum of 11,000 Å thick unless otherwise specified. The quality of the metallization step coverage is monitored via a weekly SEM inspection per MIL-STD-883, Method 2018.

Backside Metal

Most dice product backsides are coated with an alloyed gold layer. There are some CMOS products with no backside metallization. In addition, some voltage regulators may be specially ordered with a chrome-nickle-silver (Cr-Ni-Ag) backside layer. Contact LTC for details on this type of backside layer or to inquire about availability of LTC products with a particular backside metallization.

Backside Potential

Linear Technology products are junction isolated. For proper operation the backside must be electrically connected to the most negative potential seen by the IC (for bipolar products) or the most positive potential (for CMOS products). This information is also given in the individual dice data sheets.



Packaging

Dice are packaged in compartmentalized waffle packs for ease of handling and storage. Each waffle pack contains 100 dice. Special packaging methods are also available by contacting the factory.

Quality Levels of Dice Shipped

Each dice lot is guaranteed to meet the following requirements:

- Internal visual per MIL-STD-883, Method 2010 Condition B: 1.0% AQL Level II.
- Electrical: Due to variations in assembly methods and packaging techniques LTC does not guarantee electrical specifications after assembly. When a determination as to the finished product assembly yield is needed, the lot acceptance testing available at extra cost should be pursued.

Reliability Assurance

In addition to the more conventional reliability audits performed on finished products, LTC has innovated a unique periodic wafer fab reliability audit using a specially designed reliability structure that is stepped into all wafers. The test structure is optimized to accelerate the two primary failure mechanisms in linear circuits, namely mobile positive ions and surface charge-induced inversions. This provides a continuous monitor on the reliability performance of LTC's wafer fab processes and provides immediate feedback to wafer fab typically within one week.

Electrostatic Discharge (ESD) Precautions

Precision linear devices, especially those with very low (pA) input bias current levels and low (<50 microvolts) input offset voltages are susceptible to shifts in electrical performance and ESD damage as a result of improper handling. LTC recommends that ESD precautions, such as grounded conductive work stations, grounded conductive wrist straps and grounded equipment, be taken to prevent ESD damage.

ORDERING INFORMATION

Dice may be ordered by the part number defined in the dice data sheet. Minimum direct dice order, per delivery, is 1000 pieces or \$5,000, whichever is greater. In some cases, tighter parameter selections than indicated on the dice data sheets can be obtained by special order. Please contact the factory for details.

Lot Acceptance Testing

Lot acceptance testing (L.A.T.) based on sample assembly and testing is available at extra cost. Sample sizes and acceptable electrical test limits vary from device to device and must be negotiated at the time of quoting. Contact the factory for details.



Application Notes

AN1 Understanding and Applying the LT1005 Multifunction Regulator This application note describes the unique operating character-

This application note describes the unique operating characteristics of the LT1005 and describes a number of useful applications which take advantage of the regulator's ability to control the output with a logic control signal.

AN2 Performance Enhancement Techniques for 3-Terminal Regulators

This application note describes a number of enhancement circuit techniques used with existing 3-terminal regulators which extend current capability, limit power dissipation, provide high voltage output, operate from 110VAC or 220VAC without the need to switch transformer windings, and many other useful application ideas.

AN3 Applications for a Switched-Capacitor Instrumentation Building

This application note describes a wide range of useful applications for the LTC1043 dual precision instrumentation switched-capacitor building block. Some of the applications described are ultra high performance instrumentation amplifier, lock-in amplifier, wide range digitally controlled variable gain amplifier, relative humidity sensor signal conditioner, LVDT signal conditioner, charge pump F to V and V to F converters, 12-bit A to D converter and more.

AN4 Applications for a New Power Buffer

The LT1010 150µA power buffer is described in a number of useful applications such as boosted op amp, a feed-forward, wideband DC stabilized buffer, a video line driver amplifier, a fast sample-hold with hold step compensation, an overload protected motor speed controller, and a piezoelectric fan servo.

AN5 Thermal Techniques in Measurement and Control Circuitry

6 applications utilizing thermally based circuits are detailed. Included are a 50MHz RMS to DC converter, an anemometer, a liquid flowmeter and others. A general discussion of thermodynamic considerations involved in circuitry is also presented.

AN6 Applications of New Precision Op Amps

Application considerations and circuits for the LT1001 and LT1002 single and dual precision amplifiers are illustrated in a number of circuits, including strain gauge signal conditioners, linearized platinum RTD circuits, an ultra precision dead zone circuit for motor servos and other examples.

AN7 Some Techniques for Direct Digitization of Transducer Outputs

Analog-to-digital conversion circuits which directly digitize low level transducer outputs, without DC preamplification, are presented. Covered are circuits which operate with thermocouples, strain gauges, humidity sensors, level transducers and other sensors.

AN8 Power Conditioning Techniques for Batteries

A variety of approaches for power conditioning batteries is given. Switching and linear regulators and converters are shown, with attention to efficiency and low power operation. 14 circuits are presented with performance data.

AN9 Application Considerations and Circuits for a New Chopper-Stabilized Op Amp

A discussion of circuit, layout and construction considerations for low level DC circuits includes error analysis of solder, wire and connector junctions. Applications include sub-microvolt instrumentation and isolation amplifiers, stabilized buffers and comparators and precision data converters.

AN 10 Methods for Measuring Op Amp Settling Time

Application Note 10 begins with a survey of methods for measuring op amp settling time. This commentary develops into circuits for measuring settling time to 0.0005%. Construction details and results are presented. Appended sections cover oscilloscope overload limitations and amplifier frequency compensation.

AN11 Designing Linear Circuits for 5V Operation

This note covers the considerations for designing precision linear circuits which must operate from a single 5V supply. Applications include various transducer signal conditioners, instrumentation amplifiers, controllers and isolated data converters.

AN12 Circuit Techniques for Clock Sources

Circuits for clock sources are presented. Special attention is given to crystal-based designs including TXCOs and VXCOs.

AN13 High Speed Comparator Techniques

The AN13 is an extensive discussion of the causes and cures of problems in very high speed comparator circuits. A separate applications section presents circuits, including a 0.025% accurate 1Hz-30MHz V to F converter, a 200ns 0.01% sample-hold and a 10MHz fiber optic receiver. Five appendices covering related topics complete this note.

AN14 Designs for High Frequency Voltage-To-Frequency Converters

A variety of high performance V to F circuits is presented. Included are a 1Hz to 100MHz design, a quartz stabilized type and a 0.0007% linear unit. Other circuits feature 1.5V operation, sine wave output and non-linear transfer functions. A separate section examines the trade-offs and advantages of various approaches to V to F conversion.

AN15 Circuitry for Single Cell Operation

1.5V powered circuits for complex linear functions are detailed. Designs include a V to F converter, a 10 bit A-D, sample-hold amplifiers, a switching regulator and other circuits. Also included is a section on component considerations for 1.5V powered linear circuits.

AN16 Unique IC Buffer Enhances Op Amp Designs, Tames Fast Amplifiers

This note describes some of the unique IC design techniques incorporated into a fast, monolithic power buffer, the LT1010. Also, some application ideas are described such as capacitive load driving, boosting fast op amp output current and power supply circuits.

AN17 Considerations for Successive Approximation A - D Converters

A tutorial on SAR type A-D converters, this note contains detailed information on several 12-bit circuits. Comparator, clocking, and pre-amplifier designs are discussed. A final circuit gives a 12-bit conversion in 1.8 µs. Appended sections explain the basic SAR technique and explore DAC considerations.



AN18 Power Gain Stages for Monolithic Amplifiers

This note presents output stage circuits which provide power gain for monolithic amplifiers. The circuits feature voltage gain, current gain, or both. Eleven designs are shown, and performance is summarized. A generalized method for frequency compensation appears in a separate section.

AN19 LT1070 Design Manual

This design manual is an extensive discussion of all standard switching configurations for the LT1070; including buck, boost, flyback, forward, inverting and "Cuk". The manual includes comprehensive information on the LT1070, the external components used with it, and complete formulas for calculating component values.

AN20 Applications for a DC Accurate Low-Pass Switched-Capacitor Filter

Discusses the principles of operation of the LTC1062 and helpful hints for its application. Various application circuits are explained in detail with focus on how to cascade two LTC1062's and how to obtain notches. Noise and distortion performance are fully illustrated.

AN21 Composite Amplifiers

Applications often require an amplifier that has extremely high performance in several areas. For example, high speed and DC precision are often needed. If a single device cannot simultaneously achieve the desired characteristics, a composite amplifier made up of two (or more) devices can be configured to do the job. AN21 shows examples of composite approaches in designs combining speed, precision, low noise and high power.

AN22 A Monolithic IC for 100MHz RMS-DC Conversion

AN22 details the theoretical and application aspects of the LT1088 thermal RMS-DC converter. The basic theory behind thermal RMS-DC conversion is discussed and design details of the LT1088 are presented. Circuitry for RMS-DC converters, wideband input buffers and heater protection is shown.

AN23 Micropower Circuits for Signal Conditioning

Low power operation of electronic apparatus has become increasingly desirable. AN23 describes a variety of low power circuits for transducer signal conditioning. Also included are designs for data converters and switching regulators. Three appended sections discuss guidelines for micropower design, strobed power operation and effects of test equipment on micropower circuits.

AN24 Unique Applications for the LTC1062 Lowpass Filter

Highlights the LTC1062 as a lowpass filter in a phase lock loop. Describes how the loop's bandwidth can be increased and the VCO output jitter reduced when the LTC1062 is the loop filter. Compares it with a passive RC loop filter.

Also discussed is the use of LTC1062 as simple bandpass and bandstop filter.

AN25 Switching Regulators for Poets

Subtitled "A Gentle Guide for the Trepidatious", this is a tutorial on switching regulator design. The text assumes no switching regulator design experience, contains no equations, and requires no inductor construction to build the circuits described.

Designs detailed include flyback, isolated telecom, off-line, and others. Appended sections cover component considerations, measurement techniques and steps involved in developing a working circuit.

AN26

A collection of interface applications between various microprocessors/controllers and the LTC1090 family of data acquisition systems. The note is divided into sections specific to each interface. The following sections are available:

Number	A/D	Microprocessor/ Microcontroller	
	enellanistics retent	A P. LEWIS CO., San St. Branch and S	
AN26A	LTC1090	8051	
AN26B	LTC1090	68HC05	
AN26C	LTC1090	63705	
AN26D	LTC1090	COP820	
AN26E	LTC1090	TMS7742	
AN26F	LTC1090	COP402N	
AN26G	LTC1091	8051	
AN26H	LTC1091	68HC05	
AN26I	LTC1091	COP820	
AN26J	LTC1091	TMS7742	
AN26K	LTC1091	COP402N	
AN26L	LTC1091	HD63705VO	
AN26M	LTC1090	TMS320C25	
AN26N	LTC1091/92	TMS320C25	
AN260	LTC1090	Z-80	
AN26P	LTC1090	HD64180	
AN26Q	LTC1091	HD64180	
AN26R	LTC1094	TMS320C25	

These interface notes demonstrate the ease with which the LTC1090 family can be interfaced to microprocessors/controllers having either parallel or serial ports. A complete hardware and software description of the interface is included.

AN27A A Simple Method of Designing Multiple Order All Pole Bandpass Filters by Cascading 2nd Order Sections

Presents two methods of designing high quality Switched Capacitor bandpass filters. Both methods are intended to vastly simplify the mathematics involved in filter design by using tabular methods. The text assumes no filter design experience but allows high quality filters to be implemented by techniques not presented before in the literature. The designs are implemented by numerous examples using devices from LTC's Switched Capacitor filter family: LTC1060, LTC1061, and LTC1064. Butterworth and Chebyshev bandpass filters are discussed.

AN28 Thermocouple Measurement

Considerations for thermocouple based temperature measurement are discussed. A tutorial on temperature sensors summarizes performance of various types, establishing a perspective on thermocouples. Thermocouples are then focused on. Included are sections covering cold-junction compensation, amplifier selection, differential/isolation techniques, protection, and linearization. Complete schematics are given for all circuits. Processor based linearization is also presented with the necessary software detailed.



AN29 Some Thoughts on DC-DC Converters

This note examines a wide range of DC-DC converter applications. Single inductor, transformer, and switched capacitor converter designs are shown. Special topics like low noise, high efficiency, low quiescent current, high voltage, and wide-input voltage range converters are covered. Appended sections explain some fundamental properties of different types of converters.

AN30 Switching Regulator Circuit Collection

Switching regulators are of universal interest. Linear Technology has made a major effort to address this topic. A catalog of circuits has been compiled so that a design engineer can swiftly determine which converter type is best. This catalog serves as a visual index to be browsed through for a specific or general interest.

AN31 Linear Circuits for Digital Systems

Subtitled "Some Affable Analogs for Digital Devotees," discusses a number of analog circuits useful in predominantly digital systems. Vpp generators for flash memories receive extensive treatment. Other examples include a current loop transmitter, dropout detectors, power management circuits, and clocks.

AN32 High Efficiency Linear Regulators

Presents circuit techniques permitting high efficiency to be obtained with linear regulation. Particular attention is given to the problem of maintaining high efficiency with widely varying inputs, outputs and loading. Appendix sections review component characteristics and measurement methods.

AN33 Converting Light to Digits: LTC1099 Half Flash 8-Bit A/D Converter Digitizes Photodiode Array

This application note describes a Linear Technology "Half Flash" A/D converter, the LTC1099, being connected to a 256 element line scan photodiode array. This technology adapts itself to hand held (i.e. low power) bar code readers, as well as high resolution automated machine inspection applications.

AN34 LTC1099 Enables PC Based Data Acquisition Board to Operate DC-20kHz

A complete design for a data acquisition card for the IBM PC is detailed in this application note. Additionally, C language code is provided to allow sampling of data at speeds of more than 20kHz. The speed limitation is strictly based on the execution speed of the "C" data acquisition loop. A "Turbo" XT can acquire data at speeds greater than 20kHz. Machines with 80286 and 80386 processors can go faster than 20kHz. The computer that was used as a test bed in this application was an XT running at 4.77MHz and therefore all system timing and acquisition time measurements are based on that the 4.77MHz clock speed.

AN35 Step Down Switching Regulators

Discusses the LT1074, an easily applied step down regulator IC. Basic concepts and circuits are described along with more sophisticated applications. Six appended sections cover LT1074 circuitry detail, inductor and discrete component selection, current measuring techniques, efficiency considerations and other topics.

AN36 A collection of interface applications between various microprocessors/controllers and the LTC1290 family of data acquisition systems. The note is divided into sections specific to each interface. The following sections are available:

		Microprocessor
Number	A/D	Microcontroller
AN36A	LTC1290	8051
AN36B	LTC1290	MC68HC05
AN36C	LTC1290/LTC1090	TMS370
AN36D	LTC1290	COP820C
AN36E	LTC1290	TMS7742
AN36F	LTC1290	COP402N
AN360	LTC1290	Z-80
AN36P	LTC1290	HD64180

These interface notes demonstrate the ease with which the LTC1290 can be interfaced to microprocessors/controllers having either parallel or serial ports. A complete hardware and software description of the interface is included.

AN37 Fast Charge Circuits For NiCad Batteries

Safe, fast-charging of NiCad batteries is attractive in many applications. This note details simple, thermally-based fast charge circuitry for NiCads. Performance data is summarized and compared to other charging methods.

AN38 FilterCAD User's Manual, Version 1.00

This note is the manual for FCAD, a computer-aided design program for designing filters with LTC's switched capacitor filter family. FCAD helps users design good filters with a minimum amount of effort. The experienced filter designer can use the program to achieve better results by providing the ability to play "what if" with the values and configuration of various components.

AN39 Parasitic Capacitance Effects in Step-Up Transformer Design

This note explores the causes of the large resonating current spikes on the leading edge of the switch current waveform. These anomalies are exacerbated in very high voltage designs.

AN40 Take the Mystery Out of the Switched Capacitor Filter: The System Designer's Filter Compendium

This note presents guidelines for circuits utilizing LTC's switched capacitor filters. The discussion focuses on how to optimize filter performance by optimizing the printed wiring board, the power supply, and the output buffering of the filter. Many additional topics are discussed such as how to select the proper filter response for the application and how to characterize a filter's T.H.D. for DSP applications.

AN 41 Questions and Answers on the SPICE Macromodel Library

This note provides answers to some of the more common questions concerning LTC's Macromodel Library. Topics include hardware and software requirements, model characteristics, and limitations and interpretation of results.

AN 42 Voltage Reference Circuit Collection

A wide variety of voltage reference circuits are detailed in this extensive guidebook of circuits. The detailed schematics cover simple and precision approaches at a variety of power levels. Included are 2 and 3 terminal devices in series and shunt modes for positive and negative polarities. Appended sections cover resistor and capacitor selection and trimming techniques.

DESIGN TOOLS

AN 43 Bridge Circuits

Subtitled "Marrying Gain and Balance", this note covers signal conditioning circuits for various types of bridges. Included are transducer bridges, AC bridges, Wien bridge oscillators, Schottky bridges, and others. Special attention is given to amplifier selection criteria. Appended sections cover strain gage transducers, understanding distortion measurements, and historical perspectives on bridge readout mechanisms and Wein bridge oscillators.

AN 44 LT1074/LT1076 Design Manual

This note discusses the use of the LT1074 and LT1076 high efficiency switching regulators. These regulators are specifically designed for ease of use. This Application Note is intended to eliminate the most common errors that customers make when using switching regulators as well as offering insight into the inner workings of switching designs. There is an entirely new treatment of inductor design based upon simple mathematical formulas that yield direct results. There are extensive tutorial sections devoted to the care and feeding of the Positive Step-Down (Buck) Converter, the Tapped Inductor Buck Converter, the Positive to Negative Converter and the Negative Boost Converter. Additionally, many trouble-shooting hints are included as well as oscilloscope techniques, soft start architectures, and micropower shutdown and EMI suppression methods.

AN 45 Measurement and Control Circuit Collection

A variety of measurement and control circuits are included in this application note. Eighteen circuits, including ultra-low noise amplifiers, current sources, transducer signal conditioners, oscillators, data converters and power supplies are presented. The

circuits emphasize precision specifications with relatively simple configurations. Available July, 1991.

AN 46 Efficiency Characteristics of Switching Regulator Circuits

Efficiency varies for different DC to DC converters. This application note compares the efficiency characteristics of some of the more popular types. Step-up, step-down, flyback, negative to positive, and positive to negative are shown. Appended sections discuss how to select the proper aluminum electrolytic capacitor and explain power switch and output diode loss calculations.

AN 47 High Speed Amplifier Techniques

This application note, subtitled "A Designer's Companion for Wideband Circuitry," is intended as a reference source for designing with fast amplifiers. Approximately 150 pages and 300 figures cover frequently encountered problems and their possible causes. Circuits include a wide range of amplifiers, filters, oscillators, data converters and signal conditioners. Eleven appended sections discuss related topics including oscilloscopes, probe selection, measurement and equipment considerations, and breadboarding techniques. Available August, 1991.

AN 48 Using the LTC Op Amp Macromodels

LTC's op amp macromodels are described in detail, along with the theory behind each model and complete schematics of each topology. Extended modeling topics are discussed, such as phase/frequency response modifications and asymmetric slew rate for JFET op amp models. LTC's macromodels are optimized for accuracy and fast simulation times. Simulation times can be further reduced by using streamlining techniques found throughout AN48.

Design Notes

DESIGN NOTE 1

New Data Acquisition Systems Communicate With Microprocessors Over Four Wires

DESIGN NOTE 2

Sampling Of Signals For Digital Filtering And Gate Measurements

DESIGN NOTE 3

Operational Amplifier Selection Guide For Optimum Noise Performance

DESIGN NOTE 4

New Developments In RS232 Interfaces

DESIGN NOTE 5

Temperature Measurement Using The LTC1090/91/92 Series Of Data Acquisition Systems

DESIGN NOTE 6

Operational Amplifier Selection Guide For Optimum Noise Performance

DESIGN NOTE 7

DC Accurate Filter Eases PLL Design

DESIGN NOTE 8

Inductor Selection For LT1070 Switching Regulators

DESIGN NOTE 9

Chopper Amplifiers Complement A DC Accurate Lowpass Filter

DESIGN NOTE 10

Electrically Isolating Data Acquisition Systems

DESIGN NOTE 11

Achieving Microamp Quiescent Current In Switching Regulators

DESIGN NOTE 12

An LT1013 And LT1014 Op Amp SPICE MacroModel

DESIGN NOTE 13

Closed Loop Control With The LTC1090 Series Of Data Acquisition Systems

DESIGN NOTE 14

Extending The Applications Of 5V Powered RS232 Transceivers

DESIGN NOTE 15

Noise Calculations In Op Amp Circuits

DESIGN NOTE 16

Switched-Capacitor Lowpass Filters For Anti-Aliasing Applications

DESIGN NOTE 17

Programming Pulse Generators For Flash EPROMs

DESIGN NOTE 18

A Battery Powered Lap Top Computer Power Supply

DESIGN NOTE 19

A Two-Wire Isolated And Powered 10-Bit Data Acquisition System

DESIGN NOTE 20

Hex Level Shift Shrinks Board Space

DESIGN NOTE 21

Floating Input Extends Regulator Capabilities



DESIGN NOTE 22

New 12-Bit Data Acquisition Systems Communicate With Microprocessors Over Four Wires

DESIGN NOTE 23

Micropower, Single Supply Applications:

- (1) A Self-Biased, Buffered Reference
- (2) Megaohm Input Impedance Difference Amplifier

DESIGN NOTE 24

Complex Data Acquisition System Uses Few Components

DESIGN NOTE 25

A Single Amplifier, Precision High Voltage Instrument Amp

DESIGN NOTE 26

Auto-Zeroing A/D Offset Voltage

DESIGN NOTE 27

Design Considerations For RS232 Interfaces

DESIGN NOTE 28

A SPICE Op Amp Macromodel For The LT1012

DESIGN NOTE 29

A Single Supply RS232 Interface For Bipolar A To D Converters

DESIGN NOTE 30

RS232 Transceiver With Automatic Power Shutdown Control

DESIGN NOTE 31

Isolated Power Supplies For Local Area Networks

DESIGN NOTE 32

A Simple Ultra-Low Dropout Regulator

DESIGN NOTE 33

Powering 3.3V Digital Systems

DESIGN NOTE 34

Active Termination For SCSI-2 Bus

DESIGN NOTE 35

12 Bit 8 Channel Data Acquisition System Interface To IBM PC Serial Port

DESIGN NOTE 36

Ultra Low Noise Op Amp Combines Chopper And Bipolar Op Amps

DESIGN NOTE 37

High Dynamic Range Bandpass Filters For Communication

DESIGN NOTE 38

Applications For A New Micropower, Low Charge Injection Analog Switch

DESIGN NOTE 39

Low Power CMOS RS485 Transceiver

DESIGN NOTE 40

Designing With A New Family Of Instrumentation Amplifiers

DESIGN NOTE 41

Switching Regulator Allows Akalines To Replace NiCads

DESIGN NOTE 42

Chopper vs Bipolar Op Amps – An Unbiased Comparision

DESIGN NOTE 43

LT1056 Improved JFET Op Amp Macromodel Slews Asymmetrically

DESIGN NOTE 44

A Single Ultra-Low Dropout Regulator

DESIGN NOTE 45

Signal Conditioning For Platinum Temperature Transducers

DESIGN NOTE 46

Current Feedback Amplifier "Do's and Don't's"

DESIGN NOTE 47

Switching Regulator Generates Both Positive and Negative Supply with a Single Inductor

DESIGN NOTE 48

No Design Switching Regulator 5V, 5A Buck (Step Down) Regulator

DESIGN NOTE 49

No Design Switching Regulator 5V Buck-Boost (Positive to Negative) Regulator

DESIGN NOTE 50

High Frequency Amplifier Evaluation Board

DESIGN NOTE 51

Gain Trimming in Instrumentation Amplifier Based Systems

DESIGN NOTE 52

DC-DC Converters for Portable Computers

DESIGN NOTE 53

High Performance Frequency Compensation Gives DC-to-DC Converter $75\mu s$ Response With High Stability

DESIGN NOTE 54

A 4-Cell Ni-Cad Regulator/Charger for Notebook Computers

DESIGN NOTE 55

New Low Cost Differential Input Video Amplifiers Simplify Designs and Improve Performance

DESIGN NOTE 56

3V Operation of Linear Technology Op Amps

DESIGN NOTE 57

Video Circuits Collection

DESIGN NOTE 58

A Simple, Surface Mount Flash Memory Vpp Generator

DESIGN TOOLS

Applications on Disk

NOISE DISK

This IBM-PC (or compatible) program allows the user to calculate circuit noise using LTC op amps, determine the best LTC op amp for a low noise application, display the noise data for LTC op amps, calculate resistor noise, and calculate noise using specs for any op amp.

SPICE MACROMODEL DISK

This IBM-PC (or compatible) high density diskette contains the library of LTC op amp SPICE macromodels. The models can be used with any version of SPICE for general analog circuit simulations. The diskette also contains working circuit examples using the models, and a demonstration copy of PSPICETM by MicroSim.

FILTERCAD DISK

FilterCAD is a menu-driven filter design aid program which runs on IBM-PCs (or compatibles). This collection of design tools will assist in the selection, design, and implementation of the right switched capacitor filter circuit for the application at hand. Standard classical filter responses (Butterworth, Cauer, Chebyshev, etc.) are available, along with a CUSTOM mode for more esoteric filter responses. SAVE and LOAD utilities are used to allow quick performance comparisons of competing design solutions. GRAPH mode, with a ZOOM function, shows overall or fine detail filter response. Optimization routines adapt filter designs for best noise performance or lowest distortion. A design time clock even helps keep track of on-line hours.



SWITCHERCAD DISK

SwitcherCad is a powerful design tool that significantly eases the task of selecting topologies, calculating operating points, and specifying component values and part numbers for DC-to-DC converters. It can cut days off of the design cycle by eliminating the process of wading through multiple data sheets, application notes, and magazine "cookbook" articles searching for answers in a field where the user may have little familiarity. SwitcherCad runs on IBM-PCs and compatibles.

TIMES TECHNICAL BOOKS ORDER FORM



Linear Databook — This 1,600 page collection of data sheets covers op amps, voltage regulators, references, comparators, filters, PWMs, data conversion and interface products (bipolar and CMOS), in both commercial and military grades. The catalog features well over 300 devices. \$10.00

Linear Applications

Handbook - 928 pages chock

full of application ideas covered in-depth through 40 Application

Notes and 33 Design Notes. This catalog covers a broad range of "real world" linear

circuitry. In addition to detailed, systems-oriented circuits, this

handbook contains broad tutorial content together with

macromodels.

\$20.00

liberal use of schematics and scope photography. A special

feature in this edition includes a 22-page section on SPICE

\$10.00



\$20.00



Monolithic Filter Handbook



\$40.00



Reliability Assurance Program Brochure — A 16 page brochure accompanied by a Reliability Data Pack. The brochure describes LTC's approach to reliability planning, manufacturing process control and reliability assessment. The data pack contains actual test results and failure rate calculations for all device families and package types.



Please send me _____ copies of your Linear Databook at \$10.00 per copy.

To save time, call us with your VISA or MasterCard number — (800) 637-5545.



Free



O'LIVE TECHNICAL BOOKS ORDER FORM



